Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
1998-02-23
2004-01-20
Cuneo, Kamand (Department: 2827)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S261000, C174S262000, C427S126500
Reexamination Certificate
active
06680440
ABSTRACT:
BACKGROUND OF THE INVENTION
In the manufacture of printed wiring boards and laminate chip carriers it is advantageous to use electroless plating to plate copper and gold. Electroless copper plating enables lines, tabs, and pads to be manufactured without commoning bars employed in electrolytic plating and without plating a full layer of copper. Electroless copper pattern plating involves depositing a seed layer, then applying a resist to mask areas that are not to be plated. However, the resist must be capable of withstanding the hot alkaline electroless plating bath; and provide high resolution to provide fine line circuitry. Few resists meet both requirements. Moreover, if a resist is employed, the resist and the seed are typically stripped before further processing.
Electroless plating of gold is employed in many of the newer high technology printed wiring boards and laminate chip carriers, to protect structures such as SMT and wirebond pads from oxidation during processing. Not all products can be commoned and electrolytically plated with gold, so electroless gold plating is employed. Conventional resist materials or masking materials are not suitable for electroless plating of gold because they lack sufficient resolution to mask wirebond tabs and fine pitch SMT pads, or they are not chemically compatible with the electroless gold plating bath. The gold electroless plating bath either degrades the resist so that it lifts off, or leaches materials into the bath which interfere with the electroless plating. In an attempt to avoid these problems, a resist is typically not used; gold is electrolessly plated on all metal features of the product. After the metal is electrolessly plated, a solder mask is applied to protect the circuits during subsequent soldering operations.
However, such an approach unnecessarily consumes gold since gold is plated to areas where the gold is not required. Furthermore, processing and handling of circuitized products after the gold plating step, stains and contaminates the gold pads; this in turn results in scraping of defective products. Moreover, many soldermasks do not adhere well to the plated gold layer.
It would be desirable to have a method for selectively electrolessly plating gold which does not require that the gold be plated over all the metal features of the substrate. It would also be desirable to have a method for selectively plating electroless plating copper.
SUMMARY OF THE INVENTION
The present invention provides new methods for electroless plating of metal particularly gold and copper onto substrates, such as circuitized substrates, which reduces processing steps, reduces metal consumption, and reduces the scraping of parts due to contamination. The method employs a permanent plating resist. The method for electrolessly plating metal onto a substrate, comprises the following steps: providing: an uncured, photoimagable, dielectric permanent plating resist comprising epoxy resin system comprising: from about 10 to 80% of phenoxy polyol resin which is the condensation product of epichlorohydrin and bisphenol A, having a molecular weight of from about 40,000 to 130,000; from about 20 to about 90% of an epoxidized multifunctional bisphenol A formaldehyde novolac resin having a molecular weight of from about 4,000 to 10,000; from about 35% to about 50% of a diglycidyl ether of bisphenol A having a molecular weight of from about 600 to about 2,500; and from about 0.1. to 15 parts by weight of the total resin weight, a cationic photoinitiator; applying the permanent plating resist on the substrate; photopatterning the permanent plating resist to form apertures therein which expose areas of the substrate; and electrolessly plating metal onto the exposed areas of the substrate.
The permanent plating resist is useful to protect the substrate areas including for example metallized features on the substrate, from the electroless deposition of metal during electroless plating; thus selective plating of metal is achieved. The permanent plating resist is not degraded by conventional gold or copper electroless baths. The invention also relates to circuitized structures produced by the methods of electroless plating.
REFERENCES:
patent: 3982045 (1976-09-01), Kukanskis
patent: 4097684 (1978-06-01), Burr
patent: 4451550 (1984-05-01), Bennett et al.
patent: 4701351 (1987-10-01), Jackson
patent: 4820549 (1989-04-01), Ozaki et al.
patent: 4867839 (1989-09-01), Sato et al.
patent: 4882245 (1989-11-01), Gelorme et al.
patent: 4911786 (1990-03-01), Kindl et al.
patent: 4940651 (1990-07-01), Brown et al.
patent: 4983252 (1991-01-01), Masui et al.
patent: 4994346 (1991-02-01), Meier et al.
patent: 5026624 (1991-06-01), Day et al.
patent: 5079129 (1992-01-01), Roth et al.
patent: 5208067 (1993-05-01), Jones et al.
patent: 5246817 (1993-09-01), Shipley, Jr.
patent: 5264325 (1993-11-01), Allen et al.
patent: 5278010 (1994-01-01), Day et al.
patent: 5300402 (1994-04-01), Card, Jr. et al.
patent: 5304457 (1994-04-01), Day et al.
patent: 5397685 (1995-03-01), Daniels et al.
patent: 5439766 (1995-08-01), Day et al.
patent: 5443672 (1995-08-01), Stoll et al.
patent: 5557844 (1996-09-01), Bhatt et al.
patent: 5654126 (1997-08-01), Kukanskis et al.
patent: 5667934 (1997-09-01), Markovich et al.
patent: 5741575 (1998-04-01), Asai et al.
patent: 2 301 826 (1996-12-01), None
patent: 60-106191 (1983-11-01), None
patent: 63-126775 (1988-05-01), None
patent: 2-279718 (1990-11-01), None
patent: 4-318993 (1991-04-01), None
“Improved Composition for a Dry Film Soldermask”, IBM Technical Disclosure Bulletin, vol. 33, No. 7, Dec. 1990, p. 162-163.
“Formation of Surface Laminar Circuit on Printed Circuit Board with Plated Through Holes”, IBM Technical Disclosure Bulletin, vol. 36, No. 10, p. 511, Oct. 1993.
“Making Integral Multilayer Circuit Boards with Cable Connection”, IBM Technical Disclosure Bulletin, vol. 14, No. 3, pp. 701-702, Aug. 1971.
Jones Gerald Walter
Marcello Heike
Markovich Voya Rista
Russell David John
Hogg William N.
Patel I B
LandOfFree
Circuitized structures produced by the methods of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitized structures produced by the methods of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitized structures produced by the methods of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3257028