Patent
1991-03-26
1993-02-09
Lee, John D.
H01L 2702
Patent
active
051856492
ABSTRACT:
A circuital arrangement which comprises a vertical PNP transistor with insulated collector, which has a P-type collector structure surrounded by an N-type well and forms a junction therewith. In order to prevent latch-ups of the parasite SCR which is formed by the structure of the vertical transistor with insulated collector without limiting the voltage which can be applied between the collector and the emitter thereof to values below the intrinsic breakdown ones, the circuital arrangement comprises an auxiliary PNP transistor the emitter whereof is short-circuited with the emitter of the vertical PNP transistor, the base whereof is connected to the base of the vertical PNP transistor and the collector whereof is connected to the N-type well, and operates as a switch which biases the N-type well at a voltage which is close to the voltage of the emitter of the vertical PNP transistor when the latter is saturated, reverse-biasing the collector/N-well junction, and opens when the vertical PNP transistor is off, limiting the voltage applied to the collector/N-well junction.
REFERENCES:
patent: 3829709 (1974-08-01), Maigret et al.
patent: 4887142 (1989-12-01), Bertotti et al.
Bertotti Franco
Ferrari Paolo
Lee John D.
SGS-Thomson Microelectronics S.R.L.
Wise Robert E.
LandOfFree
Circuital arrangement for preventing latchup in transistors with does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuital arrangement for preventing latchup in transistors with, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuital arrangement for preventing latchup in transistors with will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-328175