Circuit with programmable signal bandwidth and method thereof

Details Circuit with programmable signal bandwidth and method thereof Circuit with programmable signal bandwidth and method thereof

2011-06-14

2011-06-14

Tran, Pablo N (Department: 2618)

Telecommunications

Receiver or analog modulated signal frequency converter

Frequency modifying or conversion

C455S197200, C455S262000, C455S340000, C327S142000, C341S143000

Reexamination Certificate

active

07962115

ABSTRACT:
A circuit with programmable signal bandwidth is provided. The circuit includes a first charge and discharge device, a first reset device, and a first variable capacitor device. The first reset device is coupled to the first charge and discharge device, and the first variable capacitor device is coupled to the first charge and discharge device. The first reset device is controlled by a discharge enable signal and used to provide a first discharge path. When the discharge enable signal turns off the first reset device, the first variable capacitor device generates a first total equivalent capacitor to the first charge and discharge device according to n reference signals, and n is an integer greater than 0.

REFERENCES:
patent: 5640698 (1997-06-01), Shen et al.
patent: 6147522 (2000-11-01), Rhode et al.
patent: 6570519 (2003-05-01), Yang
patent: 6858925 (2005-02-01), Wada et al.
patent: 6882310 (2005-04-01), Drentea
patent: 6888888 (2005-05-01), Tu et al.
patent: 6959049 (2005-10-01), Staszewski et al.
patent: 6963732 (2005-11-01), Muhammad et al.
patent: 7006813 (2006-02-01), Staszewski et al.
patent: 7057540 (2006-06-01), Muhammad et al.
patent: 7079826 (2006-07-01), Muhammad et al.
patent: 7336938 (2008-02-01), Wong
patent: 7671658 (2010-03-01), Harada et al.
patent: 2001/0040930 (2001-11-01), Abbey
patent: 2003/0040294 (2003-02-01), Staszewski et al.
patent: 2003/0080888 (2003-05-01), Muhammad et al.
patent: 2004/0242175 (2004-12-01), Lin
patent: 2005/0036572 (2005-02-01), Muhammad et al.
patent: 2005/0083231 (2005-04-01), Drentea
patent: 2005/0104654 (2005-05-01), Muhammad et al.
patent: 2005/0144650 (2005-06-01), Tu et al.
patent: 2005/0184828 (2005-08-01), Son et al.
patent: 2005/0233725 (2005-10-01), Muhammad et al.
patent: 2009/0002066 (2009-01-01), Lee et al.
patent: 0987559 (2000-03-01), None
patent: 813770 (2000-04-01), None
patent: 1176708 (2002-01-01), None
patent: 1411639 (2004-04-01), None
patent: 2349783 (2000-11-01), None
patent: 2008-005477 (2008-01-01), None
Article titled “Advanced ‘Fs/2’ Discrete-Time GSM Receiver in 90-nm CMOS” authored by Joet et al., Solid-State Circuits Conference 2006. ASSCC 2006. IEEE Asian, pp. 371-374, Nov. 13-15, 2006.
Article titled “A 2.4-GHz RF Sampling Receiver Front-End in 0.18-um CMOS” authored by D. Jakonis et al., IEEE J. of Solid-State Circuits. vol. 40, No. 6, pp. 1265-1277, 2005.
“Office Action of Japan counterpart application”, issued on Apr. 20, 2010, p. 1-p. 2.

Affiliated with

Also associated with

Rating

Circuit with programmable signal bandwidth and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit with programmable signal bandwidth and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit with programmable signal bandwidth and method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2672941