Static information storage and retrieval – Interconnection arrangements – Transistors or diodes
Reexamination Certificate
2005-08-16
2005-08-16
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
Transistors or diodes
C365S230030, C365S198000
Reexamination Certificate
active
06930904
ABSTRACT:
A circuit topology for high-speed memory access. In one embodiment, an electronic circuit includes a memory controller. The memory controller is coupled to a memory module by a first plurality of transmission lines. The memory module may include a second plurality of transmission lines coupled to the first plurality. The memory module further includes a first memory bank coupled to the second plurality of transmission lines and a third plurality of transmission lines. A second memory bank may be coupled to the third plurality of transmission lines. Each of the first, second, and third pluralities of transmission lines may be part of a common bus.
REFERENCES:
patent: 5164916 (1992-11-01), Wu et al.
patent: 5802395 (1998-09-01), Connolly et al.
patent: 6049476 (2000-04-01), Laudon et al.
patent: 6142830 (2000-11-01), Loeffler
patent: 6172895 (2001-01-01), Brown et al.
patent: 6308232 (2001-10-01), Gasbarro
patent: 6311310 (2001-10-01), Bernstein et al.
patent: 6480409 (2002-11-01), Park et al.
patent: 6505331 (2003-01-01), Bracha et al.
patent: 6567337 (2003-05-01), Sprague et al.
patent: 2001/0050858 (2001-12-01), Park et al.
patent: 2002/0024834 (2002-02-01), Jeon et al.
patent: 03/079202 (2003-09-01), None
patent: 2004/010315 (2004-01-01), None
Heter Erik A.
Hur J. H.
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Nguyen Van Thu
LandOfFree
Circuit topology for high-speed memory access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit topology for high-speed memory access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit topology for high-speed memory access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497586