Circuit technique to eliminate large on-chip decoupling...

Details Circuit technique to eliminate large on-chip decoupling... Circuit technique to eliminate large on-chip decoupling...

2002-10-31

2004-03-23

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

C327S535000, C323S284000

Reexamination Certificate

active

06710643

ABSTRACT:

TECHNICAL FIELD
The field of the invention is that of integrated circuits having on-chip power supplies.
BACKGROUND OF THE INVENTION
On-chip voltage regulators and dc to dc converters are increasingly used in integrated semiconductor chips. Charge pumps are typically used to convert supply voltages to higher voltages or to lower voltage. In voltage converters, the standard supply voltage is used to drive an oscillator. The oscillator signal is used in turn to charge the output up or down to the required value. Charge pumps usually use voltage regulation to compensate for process and supply voltage variations and to maintain the output at the required voltage level. They also use large decoupling capacitors to reduce ripple voltage when load current is drawn from the regulated output.
When the magnitude of the converted voltage output goes below the required levels, one or more pump cycles are needed to restore the output back to the required voltage.
DECOUPLING CAPACITOR
The oscillator frequencies used in these charge pumps are typically very small compared to the frequency of the active cycle. For example, a memory chip with-access time and cycle time less than 10 ns may use oscillator frequencies 1 MHz to 20 MHz. Even during an active cycle, load current is drawn from the regulated output only during a fraction of the active cycle. For example, for a system with active clock period of 10 ns, load current may be active only for 2 ns. The lower oscillator frequencies are used in the charge pump to minimize inefficiencies of the charge pump, as well as to reduce power consumption. As a result, several active chip cycles may take place during one pump cycle. A large decoupling capacitor is necessary during this time, to provide charge for the load current with low ripple in the output voltage of the charge pump. Decoupling capacitors occupy considerable chip area. Planar gate area capacitors, or trench capacitors, may be used for decoupling. Trench decoupling capacitors would use less area compared to planar capacitors, but trench capacitors would add to processing cost. Trench capacitors also have higher ohmic and parasitic losses associated with it.
SUMMARY OF THE INVENTION
The invention relates to a circuit technique that not only eliminates the need for large decoupling capacitors, but restores the output voltage to the required level at a faster rate.
A feature of the invention is an on-chip power supply that employs at least two decoupling capacitors connected in parallel.
A feature of the invention is the use of a smaller decoupling capacitor together with a supplementary capacitor for supplying reserve charge.
Another feature of the invention is a controllable connection for connecting the two capacitors in parallel when the output node declines in voltage by a threshold amount.
Another feature of the invention is the maintenance of the supplementary capacitor at a higher voltage than the decoupling capacitor.


REFERENCES:
patent: 5262931 (1993-11-01), Vingsbo
patent: 5587894 (1996-12-01), Naruo

Affiliated with

Also associated with

Rating

Circuit technique to eliminate large on-chip decoupling... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit technique to eliminate large on-chip decoupling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit technique to eliminate large on-chip decoupling... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3282090