Static information storage and retrieval – Floating gate – Particular connection
Patent
1996-07-29
1997-10-14
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular connection
36518512, 257316, G11C 1604
Patent
active
056778716
ABSTRACT:
A circuit structure for a matrix of EEPROM memory cells, being of a type which comprises a matrix of cells including plural rows and columns, with each row being provided with a word line and a control gate line and each column having a bit line; the bit lines, moreover, are gathered into groups or bytes of simultaneously addressable adjacent lines. Each cell in the matrix incorporates a floating gate transistor which is coupled to a control gate, connected to the control gate line, and is connected serially to a selection transistor; also, the cells of each individual byte share their respective source areas, which areas are structurally independent for each byte and are led to a corresponding source addressing line extending along a matrix column.
REFERENCES:
patent: 4999812 (1991-03-01), Amin
patent: 5022001 (1991-06-01), Kowalski
patent: 5105386 (1992-04-01), Andoh
patent: 5109361 (1992-04-01), Yim et al.
patent: 5216633 (1993-06-01), Weon
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5339279 (1994-08-01), Toms et al.
patent: 5363330 (1994-11-01), Kobayashi
patent: 5365484 (1994-11-01), Cleveland
G. Yaron, et al., "A 16K E.sup.2 PROM Employing New Array Architecture and Designed-In Reliability Features," IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, 1982.
Lucherini Silvia
Pio Federico
Riva Carlo
Carlson David V.
Mai Son
Nelms David C.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Circuit structure for a memory matrix and corresponding manufact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit structure for a memory matrix and corresponding manufact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit structure for a memory matrix and corresponding manufact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1559568