Patent
1994-03-14
1997-06-03
Jankus, Almis R.
395501, G06T 100
Patent
active
056363397
ABSTRACT:
The present invention discloses a data processing module for generating an interpolated output from four sampled input data. The data processing module includes an input means, i.e., a memory module, for receiving the four sampled input data. The data processing module further includes a pseudo four-point interpolation (PFPI) module for receiving a ratio value p and for generating the interpolated output by utilizing a novel pseudo four-point interpolation algorithm as represented by an Equation (6).
REFERENCES:
patent: 5351087 (1994-09-01), Christopher et al.
Huang Gwo-Sheng
Zhaog Yee-Lu
Industrial Technology Research Institute
Jankus Almis R.
Lin Bo-In
LandOfFree
Circuit structure and system configuration for implementing pseu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit structure and system configuration for implementing pseu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit structure and system configuration for implementing pseu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-398695