Circuit simulation using encoding of repetitive subcircuits

Details Circuit simulation using encoding of repetitive subcircuits Circuit simulation using encoding of repetitive subcircuits

2005-03-08

2005-03-08

Teska, Kevin J. (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

Reexamination Certificate

active

06865525

ABSTRACT:
A method and apparatus for simulating a circuit is described. In one embodiment, the method comprises representing a plurality of identical components in a reduced form as a circuit having a single instance of the identical component with encoding for each input of the single instance to represent corresponding inputs to all of the plurality of identical components and decoding for each output port of the single instance to create output ports for the outputs associated with all of the plurality of identical components and symbolically simulating the reduced form of the circuit with simulation results being the same as results of symbolically simulating the plurality of identical components.

REFERENCES:
patent: 5546562 (1996-08-01), Patel
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 5991533 (1999-11-01), Sano et al.
patent: 6041170 (2000-03-01), Feldmann et al.
patent: 6134513 (2000-10-01), Gopal
patent: 6577992 (2003-06-01), Tcherniaev et al.
Bogliolo et al., “Reliability evaluation of combinational logic circuits by symbolic simulation”, IEEE 1995.*
Cabodi et al., “Improved Reliability analysis of large finite state machines”, IEEE 1996.*
Clarke, E.M., et al.: “Computer-aided Verification”, IEEE Spectrum, IEEE, Inc., New York, US, vol. 33, No. 6, Jun. 1, 1996, pp. 61-67, XP000596688.
Sangiovanni-Vincentelli, A.L., et al: “Verification of Electronic Systems” 33rdDesign Automation Conference., Proceedings 1996 (IEEE Cat. No. 96CH35932), Proceedings of 33rdDesign Automation Conference, Las Vegas, NV USA Jun. 3-7, 1996, pp. 106-111, XP002229689.
Burch, J.R., et al.: “Symbolic Model Checking for Sequential Circuit Verification”, IEEE Transactions on Computer Aided Sign of Integrated Circuits and Systems, IEEE Inc., New York, US, vol. 13, No. 4, Apr. 1, 1994, pp. 401-424, XP000453301.
Chakrabarti, D.R., et al.: “An Improved Hierarchical Test Generation Technique for Combinational Circuits with Repetitive Sub-circuits”, Test Symposium, 1995, Proceedings of the Fourth Asian Bangalore, India Nov. 23-24, 1995, Los Alamitos, CA, USA, IEEE Comput. Soc., US, Nov. 23, 1995, pp. 237-243, XP010155535.
Akhuputra, V., et al.: “A Speaker-Independent Thai Polysyllabic Word Recognition Using Hidden Markov Model”, Communications, Computers and Signal Processing, 1997. 10 Years pacrim 1987-1997—Networking the Pacific Rim. 1997 IEEE Pacific Rim Conference on Victoria, BC, Canada Aug. 20-22, 1997, New York, NY, USA, IEEE, US, pp. 593-599, XP010245046.

Affiliated with

Also associated with

Rating

Circuit simulation using encoding of repetitive subcircuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit simulation using encoding of repetitive subcircuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit simulation using encoding of repetitive subcircuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3426266