Boots – shoes – and leggings
Patent
1990-12-24
1993-12-21
Harvey, Jack B.
Boots, shoes, and leggings
364488, G06F 1520
Patent
active
052726517
ABSTRACT:
An event-driven logic simulator provides for future evaluation events. Evaluation latencies are assigned to respective inputs of components based on component type. At least some of these latencies are positive and finite. When a signal status event specifies a change at an input associated with a positive latency, the function for the component is not evaluated at the present time. Instead, the evaluation is postponed to a future time equal to the present time plus the assigned latency. The evaluation is thus latent until the scheduled time becomes present. When multiple evaluation events are indicated for a common component output, a queue manager resolves the conflicts by discarding all but one of the evaluation events for that output. This approach minimizes redundant and superfluous evaluations during circuit simulation.
REFERENCES:
patent: 4751637 (1988-06-01), Catlin
patent: 4775950 (1988-10-01), Terada et al.
patent: 4815024 (1989-03-01), Lewis
patent: 4866663 (1989-09-01), Griffin
patent: 4872125 (1989-10-01), Catlin
patent: 4901260 (1990-02-01), Lubachevsky
patent: 4965758 (1990-10-01), Sherman
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5068812 (1991-11-01), Schaefer et al.
Horowitz et al., "Data Structures", 1986 pp. 160-173.
Ulrich; "Serial/Parallel Event Scheduling for the Simulation of Large System"; 1968 ACM National Conference.
Ulrich; "Exclusive Simulation of Activity in Digital Networks"; 1969.
Bush Steve
Shur Robert
Anderson Clifton L.
Harvey Jack B.
Ramirez Ellis B.
VLSI Technology Inc.
LandOfFree
Circuit simulation system with wake-up latency does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit simulation system with wake-up latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit simulation system with wake-up latency will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-313478