Boots – shoes – and leggings
Patent
1991-03-20
1993-10-05
Harvey, Jack B.
Boots, shoes, and leggings
395157, 395500, G06F 1520
Patent
active
052511596
ABSTRACT:
In a process for analyzing simulation results and providing such results in terms that are familiar to the circuit designer, user-defined primitives, or tiles, are used to reduce large quantities of simulation data into meaningful information. Incremental simulation results which are acquired during the simulation are distributed to the appropriate tiles using a specialized data structure that includes reporting simulation results from the simulator using a node index.
REFERENCES:
patent: 4692858 (1987-09-01), Redford et al.
patent: 4845653 (1989-07-01), Conrad et al.
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5008853 (1991-04-01), Bly et al.
patent: 5051938 (1991-09-01), Hyduke
PCT International Search Report, PCT/US92/01973, RO/US International Filing Date Mar. 12, 1992; Priority Date Claimed Mar. 20, 1991 Applicant: VLSI Technology, Inc.
Harvey Jack B.
Ramirez Ellis B.
VLSI Technology Inc.
LandOfFree
Circuit simulation interface methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit simulation interface methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit simulation interface methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1010297