Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1997-09-23
2004-02-24
Pezzlo, John (Department: 2662)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S419000, C370S463000, C370S501000, C375S211000
Reexamination Certificate
active
06697385
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to computer networks generally and, more particularly, to a circuit and method for providing configurable packet re-timing in a flexible network repeater hub.
BACKGROUND OF THE INVENTION
Computer networks allow the connectivity of a number of nodes through a physical network layer. The physical layer is generally connected through a number of repeaters, often configured in a hub or core. A number of different physical layer protocols exist, such as 10baseT Ethernet, 100baseT Ethernet, etc. While certain strict protocols have been defined by the Institute of Electrical and Electronics Engineers, it is often possible to enhance the performance of a device by varying certain parameters of the repeaters. Additionally, variations of physical layer devices (PHYs) may be implemented by various computer venders introducing such protocol variations as TX, FX, etc. T4. Each particular physical layer device variation may have an ideal start of packet (SOP) delay that produces improved system performance in particular applications, such as the operation over twisted pair, fiber optic, etc.
Conventional approaches to solving the problem of providing compatibility between multiple media vender devices typically place the burden on the physical layer of the network by strictly constraining the carrier sense-to-data relationship of each of the physical devices. This type of strict constraint may force the use of devices manufactured by one vender for the entire physical layer to ensure compatibility. Single vender solutions are not desirable in a competitive market, particularly for venders other than the single vendor.
Another solution to provide compatibility between multiple media venders may incorporate extremely deep (and often inefficient) First-In-First-Out(FIFO) buffers to accommodate a mix of physical layer devices. In such a configuration, the overall performance of the repeater hub is fixed, not allowing for aggressive or conservative performance alternatives in the overall design. The conventional method generally restricts the design of the repeater hub to a narrow range of physical layer devices that conform to the strict rules of the particular carrier sensing packet data relationship. While the implementation of inefficient and unnecessarily deep FIFOs may allow some flexibility, the overall performance of the repeater hub is fixed and does not allow the dynamic optimization of the SOP delay.
SUMMARY OF THE INVENTION
The present invention concerns a circuit comprising a first circuit and a second circuit. The first circuit may be configured to present information after a delay in response to a plurality of transmit and receive inputs. The second circuit may be configured to adjust the amount of delay prior to presenting information. The second circuit may be implemented as a state machine.
The objects, features and advantages of the present invention include providing a repeater hub accessible through a media independent interface which allows for (i) dynamic control from the system agent, (ii) programmability of a start of packet delay to compensate for variable PHY latency, (iii) programmability of an output enable delay, (iv) a reduction in the overall size of internal FIFOs and (v) the ability to optimize the distance between read and write pointers of the internal FIFO based on particular system characteristics.
REFERENCES:
patent: 4677618 (1987-06-01), Haas
patent: 5361261 (1994-11-01), Edem
patent: 5406559 (1995-04-01), Edem et al.
patent: 5600651 (1997-02-01), Molle
patent: 5771235 (1998-06-01), Tang
patent: 5777996 (1998-07-01), Chan
patent: 6118809 (2000-09-01), Lo
patent: 6295281 (2001-09-01), Itkowsky et al.
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Pezzlo John
LandOfFree
Circuit(s), method(s) and architecture for configurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit(s), method(s) and architecture for configurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit(s), method(s) and architecture for configurable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3329786