Circuit partitioning apparatus for executing parallel circuit si

Details Circuit partitioning apparatus for executing parallel circuit si Circuit partitioning apparatus for executing parallel circuit si

1997-05-30

2000-02-29

Teska, Kevin J.

39550002, 39550003, 395500, 395 34, 39550035, G06F 1750

Patent

active

060319798

ABSTRACT:
A circuit partitioning apparatus comprising an update operation times counting section that decomposes into the product of triangular matrixes the circuit matrix of each subcircuit composed of clusters generated by an initial clustering section; and a computation time prediction section that uses the results of counting by the update operation times counting section to predict simulation computation time required by a simulation execution time, prior to the execution of simulation, wherein the initial clustering section and a min-cut section feed back the results of the prediction section to carry out clustering and min-cut in order to create subcircuits that require equal computation time for circuit simulation.

REFERENCES:
patent: 5392429 (1995-02-01), Agrawal et al.
patent: 5684723 (1997-11-01), Nakadai
Chen et al "A Parallel Simulation Approach to Optimum Circuit Design," IEEE, pp. 863-866, 1992.
Schlagenhaft et a "Dynamic Load Balancing of a Multi-Cluster Simulator on a Network of Workstations," IEEE, pp. 175-180, 1995.
Rahman et al "Parallel Simulation of Mesh Routing Algorithms," IEEE, pp. 158-165, Jan. 1996.
P.M. Lin "A Circuit Characterization of Principal and Refined Partition of Graphs," IEEE, pp. 994-997, 1991.
N. Kalantery "Real-Time Speed of a Conservative Parallel Simulation," IEEE, pp. 416-423, Jan. 1996.
Kapp et al "An Improved Cost Function for Static Partitioning of Parallel Circuit Simulations Using a Conservative Synchronization Protocol," IEEE, pp. 78-85, Jun. 1995.
"Development of Parallelism for Circuit Simulation by Tearing", The European Conference on Design Automation, 1993, pp. 12-17.
Yeh et al "Partitioning Issues in Circuit Simulation on Multiprocessors," IEEE, pp. 300-303, 1988.
Teo et al "Performance Analysis of Mapping Strategies for Parallel Simulation," IEEE, pp. 387-396, Jan. 1996.
Blalek et al "An Automatic Clustering Algorithm Using Facterization Tree for Parallel Power System Simulation," IEEE, pp. 980-983, 1994.
Konas et al "Partitioning for Synchronous Parallel Simulation," IEEE, pp. 181-184, Jun. 1995.

Affiliated with

Also associated with

Rating

Circuit partitioning apparatus for executing parallel circuit si does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit partitioning apparatus for executing parallel circuit si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit partitioning apparatus for executing parallel circuit si will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-690761