Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-11-22
2005-11-22
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S002000, C703S013000, C703S014000, C703S020000, C703S021000, C703S022000, C716S030000, C341S106000
Reexamination Certificate
active
06968305
ABSTRACT:
A method and apparatus for creating a memory model for use in modeling a physical memory of an electronic circuit design. Memory write operations to the physical memory and memory read operations are modeled in a lookup table. The number of entries in the lookup table is limited by an upper bound representing a total number of memory operations that can occur over a given number of clock cycles.
REFERENCES:
patent: 4855946 (1989-08-01), Ruben et al.
patent: 5537341 (1996-07-01), Rose et al.
patent: 5555199 (1996-09-01), Cunningham et al.
patent: 6148436 (2000-11-01), Wohl
patent: 6223144 (2001-04-01), Barnett et al.
patent: 6247165 (2001-06-01), Wohl et al.
patent: 6336208 (2002-01-01), Mohan et al.
patent: 6380945 (2002-04-01), MacInnis et al.
patent: 6492833 (2002-12-01), Asson et al.
patent: 6522989 (2003-02-01), Gover et al.
patent: 6539477 (2003-03-01), Seawright
patent: 6581191 (2003-06-01), Schubert et al.
patent: 6823505 (2004-11-01), Dowling
patent: 6895421 (2005-05-01), Dor et al.
Weems, Charles C. Jr. “CmpSci 535 Notes from Lecture 9: Memory Hierarchy and Caching”. © 1996. printed on Jun. 27, 2003 from http://www.cs.umass.edu/˜weems/CmpSci535/535lecture9.html.
Bayoumi, M. et al. “A Look-Up Table VLSI Design Methodology for RNS Structures Used in DSP Applications.” IEEE Transactions on Circuits and Systems. vol. 34, Issue 6, Jun. 1997. pp. 604-616.
Chang, Y. et al. “Cache Memory Protocols” Wiley Encyclopedia of Electrical and Electronics Engineering Online. Article Online Posting Date: Dec. 27, 1999.
Patten, W.N. et al. “A Minimum Time Seek Controller for a Disk Drive.” IEEE Transactions on Magnetics. vol. 31, Issue 3, May 1995. pp. 2380-2387.
Grochowski, E. et al. “Issues in the Implementation of the i486 Cache and Bus.” 1989 IEEE Int'l Conf. on Computer Design. (ICCD '89). Oct. 4, 1989. pp. 193-198.
Cong, J. et al. “FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. vol. 13, Issue 1, Jan. 1994. pp. 1-12.
Parhami, B. et al. “Optimal Table Lookup Schemes for VSLI Implementation of Input/Output Conversations and Other Residue Number Operations.” [Workshop on] VLSI Signal Processing, VII, 1994. Oct. 28, 1994. pp. 470-481.
Zukowski, C. et al. “Putting Routing Tables in Silicon”, IEEE Network. vol. 6, Issue 1, Jan. 1992. pp. 42-50.
Schneider, C. “A Parallel / Serial Trade-Off Methodology for Look-up Table Based Decoders” Proc. of the 34th Annual Conf. on Design Automation Conf. 1997. pp. 498-503.
Murgai, R. “Logic Synthesis for Programmable Gate Arrays” 27th Annual ACM/IEEE Design Automation Conference. 1991. pp. 620-625.
Fpgacpu.org Glossary, © 2000-2002. http://www.fpgacpu.org/glossary.html. Printed on Dec. 2, 2004.
Fujita, et al., “ Speeding Up Look-Up-Table Driven Logic Simulation”, VLSI 1999, pp 1-13.
Fujita, et al., “ Logic Synthesis for a Single Large Look-up Table”, ICCD 1995, hand annotated pp 1-10.
Shostak, Robert, E. “A Practical Decision Procedure for Arithmetic with Functional Systems”, Journal of the Association for Computing Machinery, Apr. 1979, pp 351-360, vol. 26 , No. 2.
Srivas, et al., “ Formal Verification of a Pipelined Microprocessor”, IEEE Software, Sep. 1990, pp 52-64, vol. 7, No. 5.
Burch, et al., “Automatic Verification of Pipelined Microprocessor Control”, Proceedings of the 6th International Conference on Computer Aided Verification, Jun. 1994, pp 68-80.
Hojati, et al., “Automatic Datapath Abstraction in Hardware Systems”, Proceedings of the 7th International Conference on Computer Aided Verification, Jul. 1995, pp 98-113.
Hojati, et al., “Verification Using Uninterpreted Functions and Finite Instantiations”, Proceedings of the First International Conference on Formal Methods in Computer-Aided Design, Nov. 1996, pp 218-232.
Isles, et al., “Computing Reachable Control States of Systems Modeled with Uninterpreted Functions and Infinite Memory”, Proceedings of the 10th International Conference on Computer-Aided Verification, Jul. 1998, pp 256-267.
Brayton, et al. “VIS: A System for Verification and Synthesis”, The VIS Group, In the Proceedings of the 8th International Conference on Computer Aided Verification, Springer Lecture Notes in Computer Science, #1102, J.
Averant, Inc.
Sharon Ayal
Teska Kevin J.
Vierra Magen Marcus Harmon & DeNiro LLP
LandOfFree
Circuit-level memory and combinational block modeling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit-level memory and combinational block modeling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit-level memory and combinational block modeling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3473609