Circuit layout for improved performance while preserving or...

Details Circuit layout for improved performance while preserving or... Circuit layout for improved performance while preserving or...

2007-11-27

2007-11-27

Nguyen, Cuong (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

C257S206000

Reexamination Certificate

active

11226695

ABSTRACT:
In one embodiment, a circuit may be formed by forming at least one bent-gate output stage transistor and at least one bent-gate input stage transistor. The bent-gate output stage transistor may be electrically isolated from an input to the bent-gate input stage transistor by forming at least one bent-gate grounded-gate transistor between the bent-gate output stage transistor and the input to the bent-gate input stage transistor.

REFERENCES:
patent: 5874754 (1999-02-01), Lee et al.

Affiliated with

Also associated with

Rating

Circuit layout for improved performance while preserving or... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit layout for improved performance while preserving or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit layout for improved performance while preserving or... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3851397