Circuit for testing the bus structure of a printed wiring card

Details Circuit for testing the bus structure of a printed wiring card Circuit for testing the bus structure of a printed wiring card

1987-06-22

1989-07-11

Atkinson, Charles E.

Excavating

371 29, G01R 3128

Patent

active

048478385

ABSTRACT:
This circuit provides for testing the bus structure (address and data buses) of a printed wiring card. This circuit provides an inexpensive means for off line detection of low impedance paths between leads of bus oriented printed wiring cards. This circuit is particularly useful for testing high lead density printed wiring cards, such as, microprocessor or memory related printed wiring cards. This circuit automatically tests all possible combinations of bus leads for a shorted fault condition. This circuit operates without the application of any power to the printed wiring card to be tested. For the detection of any shorted fault leads, the identity of the shorted leads is displayed visually. In addition, for a shorted fault lead, a determination is made as to whether the shorted leads are address bus leads or data bus leads. A visual display indicates whether the particular printed wiring card has successfully passed all the tests

REFERENCES:
patent: 3633016 (1972-01-01), Walker et al.
patent: 4176780 (1979-12-01), Sacher et al.
patent: 4433414 (1984-02-01), Carey
patent: 4622669 (1986-11-01), Pri-Tal

Affiliated with

Also associated with

Rating

Circuit for testing the bus structure of a printed wiring card does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for testing the bus structure of a printed wiring card, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for testing the bus structure of a printed wiring card will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-442607