Circuit for synchronous, glitch-free clock switching

Details Circuit for synchronous, glitch-free clock switching Circuit for synchronous, glitch-free clock switching

1993-07-07

1994-05-24

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307269, 328 63, H03K 19096, H03K 513

Patent

active

053151810

ABSTRACT:
A circuit for synchronously selecting either a first or a second input clock signal as an output clock signal includes first and second logic means. The first logic means outputs a first clock signal when an internal control signal is at a first predetermined logic level, while the second logic means outputs a second input clock signal when the internal control signal is at a second predetermined logic level. A control logic means is utilized to select either the first or the second input clock signal as the output of the circuit by coupling the first input clock signal from the first logic means to the output when an input select signal is in a logic state. The second input clock signal is coupled to the output when the input select signal is in a second logic state. The control logic means generates the internal control signal in response to the input select signal. A transition of the input select signal from the first logic state to the second logic state causes the internal control signal to transition from the first predetermined logic level to the second predetermined logic level synchronous with the output clock signal. At the same time, the transition causes the control logic means to freeze the output before synchronously coupling the second input clock signal to the output such that the switching of the output clock signal from the first input clock to the second input clock signal occurs without glitching.

REFERENCES:
patent: 4229699 (1980-10-01), Frissell
patent: 4853653 (1989-08-01), Maher
patent: 4855615 (1989-08-01), Humpleman
patent: 4899351 (1990-02-01), Bonke
patent: 4970405 (1990-11-01), Hagiwara
patent: 5099140 (1992-03-01), Mudgett
Wakerly, John F., "Digital Design: Prnciples and Practice"; .COPYRGT.1989 by John F. Wakerly; pp. 264, 265, 268 and 269.

Affiliated with

Also associated with

Rating

Circuit for synchronous, glitch-free clock switching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for synchronous, glitch-free clock switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for synchronous, glitch-free clock switching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1975034