Circuit for subscriber line interface circuits in a digital time

Details Circuit for subscriber line interface circuits in a digital time Circuit for subscriber line interface circuits in a digital time

1988-03-03

1990-02-27

Orsino, Joseph A.

Multiplex communications

Wide area network

Packet switching

370 859, H04Q 1104

Patent

active

049052276

ABSTRACT:
A circuit for subscriber line interface circuits in a digital time-division multiplex communication switching center is disclosed. In the case of reception of the same information on the same time slot allocation via a number of subscriber line interface circuits, a transmit time slot as well as a receive time slot is alloted, but access of the transmit driver stages of the subscriber line interface circuits to the bus conductors leading to the switching center is prevented in order to avoid damaging interacting final stages in the transmit driver stages of the subscriber line interface circuits.

REFERENCES:
patent: 4631534 (1986-12-01), Franklin et al.
patent: 4654890 (1987-03-01), Hasegawa et al.
patent: 4740955 (1988-04-01), Litterer et al.
AMD Product Specifications; "AM 7901 Subscriber Line Audio-Processing Circuit"; Apr. 1983.

Affiliated with

Also associated with

Rating

Circuit for subscriber line interface circuits in a digital time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for subscriber line interface circuits in a digital time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for subscriber line interface circuits in a digital time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179091