Boots – shoes – and leggings
Patent
1989-08-02
1991-08-13
Harkcom, Gary V.
Boots, shoes, and leggings
3647462, G06F 738
Patent
active
050401386
ABSTRACT:
An arithemtic circuit (10) which comprises an adder/rounder circuit (20) and a normalization estimation circuit (24) coupled in parallel to operand register (14, 19). A signed digit subtracter (25) subtracts the operands and inputs a signed digit difference to a pseudovalue converter (27). The pseudovalue converter (27) performs a three-bit overlapping scan of the signed digit differene to determine a bit location which corresponds to the approximate bit position of the most significant non-zero bit in the result of the arithmetic process performed in adder/rounder circuit (20). The pseudovalue converter (27) generates a pseudovalue in non-redundant format which contains its most significant non-zero bit in the selected bit position. The pseudovalue is output to a leading zero counter (28) which counts the number of leading zeroes in the pseudovalue. The number of leading zeroes is output to a barrel shifter (16) via an L-bus (30). The operands are simultaneously substracted in adder/rounder circuit (20) and the result is input into barrel shifter (16) via an M-bus (12). The result is then shifted in barrel shifter (16) according to the leading zero count input by leading zero counter (18). The shifted result is then input into a conditional shifter (18) which outputs the normalized result for subsequent rounding procedures and two's complement conversion.
REFERENCES:
patent: 3928857 (1975-12-01), Carter et al.
patent: 4475173 (1984-10-01), Talmi
patent: 4528640 (1985-07-01), Criswell
patent: 4586154 (1986-04-01), Berry
patent: 4748575 (1988-05-01), Ashkin et al.
patent: 4758974 (1988-07-01), Fields et al.
patent: 4779220 (1988-10-01), Nukiyama
patent: 4782457 (1988-11-01), Cline
patent: 4785421 (1988-11-01), Takahashi et al.
patent: 4794557 (1988-12-01), Yoshida et al.
patent: 4878190 (1989-10-01), Darley et al.
Cyrix Corporation
Harkcom Gary V.
Nguyen Long T.
LandOfFree
Circuit for simultaneous arithmetic calculation and normalizatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for simultaneous arithmetic calculation and normalizatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for simultaneous arithmetic calculation and normalizatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1532181