Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1984-05-21
1987-01-13
Thomas, James D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307470, 307480, 328 58, 364900, H03K 3017, H03K 504, G06F 1500
Patent
active
046366563
ABSTRACT:
A circuit comprising first, second and third latches selectively extends a cycle of a clock signal of a memory system in response to a control signal. A second clock signal having a frequency which is a predetermined multiple of the clock signal of the memory system is coupled to an input of the second and third latches. The first latch receives first and second control signals indicating the detection of parity errors in the memory system and suspends or delays the normal transition of the third latch which provides the memory system clock signal, thereby extending a cycle of the clock signal. The second latch resets the first latch which thereafter resets the third latch causing the clock signal to return to normal cycle operation.
REFERENCES:
patent: 3656123 (1972-04-01), Carnevale et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4105978 (1978-08-01), Gross et al.
patent: 4425514 (1984-01-01), Orr et al.
patent: 4432050 (1984-02-01), Harris et al.
patent: 4462072 (1984-07-01), Tagne et al.
patent: 4507732 (1985-03-01), Catiller et al.
Snowden Ralph E.
Whitley Robert D.
Fisher John A.
King Robert L.
Lee Thomas C.
Motorola Inc.
Myers Jeffrey Van
LandOfFree
Circuit for selectively extending a cycle of a clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for selectively extending a cycle of a clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for selectively extending a cycle of a clock signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2357225