Circuit for reusing previously fetched data

Details Circuit for reusing previously fetched data Circuit for reusing previously fetched data

1982-05-10

1984-12-11

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 100

Patent

active

044882220

ABSTRACT:
A memory addressing system includes an addressable memory provided with error checking and correction (ECC) circuits which include output latches adapted to latch corrected data read from the memory. An applied memory address is compared in a comparator with a previous memory address stored in an address latch and if a match is detected, a match signal is effective to inhibit the occurrence of the next memory cycle and to activate a decoder coupled to the output of the ECC circuits to cause transfer to the system bus of selected data from the ECC latches. If no match is detected, a memory cycle is initiated to access the desired data in the memory. A high-speed memory operation is thus achieved utilizing simple circuitry.

REFERENCES:
patent: 4156905 (1979-05-01), Fassbender

Affiliated with

Also associated with

Rating

Circuit for reusing previously fetched data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for reusing previously fetched data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for reusing previously fetched data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1467155