Circuit for reducing inrush current generated during startup...

Details Circuit for reducing inrush current generated during startup... Circuit for reducing inrush current generated during startup...

2006-10-17

2006-10-17

Vu, Bao Q. (Department: 2838)

Electric power conversion systems

Current conversion

Including automatic or integral protection means

C323S222000, C323S284000

Reexamination Certificate

active

07123492

ABSTRACT:
A circuit for reducing inrush current generated during startup of a switching power supply, which includes a reference voltage generator, an error amplifier, an oscillator, a sawtooth wave generator, a PWM comparator, an overshoot comparator, an AND gate, a R-S flip-flop, a power MOS switch, and a rectifying and filtering circuit. A division voltage outputted from the rectifying and filtering circuit is fed to the error amplifier.

REFERENCES:
patent: 6154375 (2000-11-01), Majid et al.
patent: 6356063 (2002-03-01), Brooks
patent: 6531855 (2003-03-01), Miki et al.
patent: 6624619 (2003-09-01), Fujita et al.
patent: 6922042 (2005-07-01), Umemoto et al.
patent: 7002330 (2006-02-01), Kitani et al.

Affiliated with

Also associated with

Rating

Circuit for reducing inrush current generated during startup... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for reducing inrush current generated during startup..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for reducing inrush current generated during startup... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3718062