Circuit for processing network packets

Details Circuit for processing network packets Circuit for processing network packets

2007-06-14

2010-10-19

Hoang, Thai D (Department: 2463)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

Reexamination Certificate

active

07817657

ABSTRACT:
A circuit is provided for processing network packets. The circuit includes ports identified in a specification of the processing of the network packets. The specification specifies handlers that each include at least one collection of actions. The specification specifies a dependency between each pair of handlers for which the actions of one handler include a handle action for invoking the other handler. The circuit also includes one or more parallel units coupled to the ports. The parallel units process input network packets and generate output network packets. Each parallel unit corresponds to a respective independent set of the handlers and has a corresponding architecture that is either a pipeline or a cluster of threads. Each parallel unit includes a concurrent unit for each collection of the actions of each handler in the respective independent set. Each concurrent unit is another pipeline for implementing the actions of the collection.

REFERENCES:
patent: 5500796 (1996-03-01), Black, Jr.
patent: 5978951 (1999-11-01), Lawler et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6665725 (2003-12-01), Dietz et al.
patent: 6687247 (2004-02-01), Wilford et al.
patent: 6782445 (2004-08-01), Olgiati et al.
patent: 6794896 (2004-09-01), Brebner
patent: 7398502 (2008-07-01), Kulkarni et al.
patent: 7440457 (2008-10-01), Okuno
patent: 7669166 (2010-02-01), Brebner et al.
patent: 2002/0067757 (2002-06-01), Philips et al.
patent: 2002/0080771 (2002-06-01), Krumel
patent: 2002/0176378 (2002-11-01), Hamilton et al.
patent: 2003/0177187 (2003-09-01), Levine et al.
patent: 2003/0212879 (2003-11-01), Henkel et al.
patent: 2005/0226238 (2005-10-01), Hoskote et al.
patent: 2006/0107158 (2006-05-01), Mishra et al.
patent: 2008/0002576 (2008-01-01), Bugenhagen et al.
patent: 2008/0002670 (2008-01-01), Bugenhagen et al.
patent: 2008/0002676 (2008-01-01), Wiley et al.
patent: 2008/0002716 (2008-01-01), Wiley et al.
patent: 2008/0005156 (2008-01-01), Edwards et al.
patent: 2008/0049626 (2008-02-01), Bugenhagen et al.
patent: 2008/0049628 (2008-02-01), Bugenhagen
patent: 2008/0049630 (2008-02-01), Kozisek et al.
patent: 2008/0049769 (2008-02-01), Bugenhagen
patent: 2008/0049927 (2008-02-01), Wiley et al.
patent: 2008/0052387 (2008-02-01), Heinz et al.
patent: 2008/0052393 (2008-02-01), McNaughton et al.
patent: 2008/0052394 (2008-02-01), Bugenhagen et al.
Attig, Michael et al., “Systematic Characterization of Programmable Packet Processing Pipelines”, Field-Programmable Custom Computing Machines, 2006. FCCM apos;06. 14th Annual IEEE Symposium Apr. 2006, pp. 195-204, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
U.S. Appl. No. 10/769,330, filed Jan. 30, 2004, James-Roxby, Philip B. et al., “Method and Apparatus for Multithreading on a Programmable Logic Device”, 66 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/799,897, filed May 3, 2007, Brebner, Gordon J. et al., “Generation of a Specification of a Network Packet Processor”, 30 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/799,860, filed May 3, 2007, Keller, Eric R. et al., “Pipeline for Processing network Packets”, 29 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/799,953, filed May 3, 2007, James-Roxby, Philip B. et al., “Method for Scheduling A Network Packet Processor”, 39 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/799,966, filed May 3, 2007, Keller, Eric R. et al., “Method For Simulating A Processor of Network Packets”, 36 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/799,898, filed May 3, 2007, Keller, Eric R. et al., “Circuit for Modification of a Network Packet by Insertion or Removal of a Data Segment”, 42 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/818,788, filed Jun. 14, 2007, Attig, Michael E. et al., “Generation of a Pipeline for Processing A Type of Network Packets”, 34 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl No. 11/818,792, filed Jun. 14, 2007, Brebner, Gordon J. et al., “Generation of a Specification of a Network Packet Processor”, 33 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/818,722, filed Jun. 14, 2007, Brebner, Gordon J. et al. “Generation of a Specification of a Processor of Network Packets”, 34 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 10/769,592, filed Jan. 30, 2004, Brebner, Gordon J. et al., “Method for Message Processing on a Programmable Logic Device”, 67 pages, available from Xilinx, Inc., 2100 Logic Dnve, San Jose, California 95124.
Kountouris, Apostolos et al., “A Method for the Generation of HDL Code at the RTL Level from High-Level Formal Specification Language,”Proc. of the 40thMidwest Symposium on Circuits&Systems, Aug. 3, 1997, pp. 1095-1098, IEEE, Piscataway, New Jersey, USA.
Shiro, Takeshi et al., “A Processor Generation Method from Instruction Behavior Description Based on Specification of Pipeline Stages and Functional Units,”Proc. of the 2007 Asia and South Pacific Design Automation Conference, Jan. 23, 2007, pp. 286-291, IEEE Computer Society, Washington, DC, USA.

Affiliated with

Also associated with

Rating

Circuit for processing network packets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for processing network packets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for processing network packets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4188075