Pulse or digital communications – Receivers – Automatic baseline or threshold adjustment
Patent
1996-02-28
1999-08-03
Hsu, Alpus H.
Pulse or digital communications
Receivers
Automatic baseline or threshold adjustment
375318, 375342, 348464, H04N 7087, H04L 2506, H04L 2710, H03L 500
Patent
active
059334584
ABSTRACT:
A circuit for restoring bits transmitted by an asynchronous signal includes a first comparator for comparing the level of the asynchronous signal with a first threshold adjusted as a function of the output of the first comparator during synchronization bursts of the asynchronous signal, and at least a second comparator for comparing the level of the asynchronous signal with a second threshold correlated to the first threshold.
REFERENCES:
patent: 4458206 (1984-07-01), Dellande et al.
patent: 4581731 (1986-04-01), Tomikashi et al.
patent: 4823360 (1989-04-01), Tremblay et al.
patent: 5223930 (1993-06-01), Zato
patent: 5561469 (1996-10-01), Schultz
Lagarde Jean-Pierre
Leurent Patrice
Carlson David V.
Hsu Alpus H.
Luther William
STMicroelectronics S.A.
LandOfFree
Circuit for processing asynchronous signals having periodic sync does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for processing asynchronous signals having periodic sync, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for processing asynchronous signals having periodic sync will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-856442