Static information storage and retrieval – Floating gate – Particular biasing
Patent
1999-11-23
2000-12-19
Le, Vu A.
Static information storage and retrieval
Floating gate
Particular biasing
36518909, 36518523, G11C 700
Patent
active
061634832
ABSTRACT:
A circuit having a current mirror circuit with a first node and a second node connected, respectively, to a controllable current source and to a common node connected to the drain terminals of selected memory cells. A first operational amplifier has inputs connected to the first node and the second node, and an output connected to a control terminal of the selected memory cells and forming the circuit output. A second operational amplifier has a first input connected to a ramp generator, a second input connected to the circuit output, and an output connected to a control input of the controllable current source. Thereby, two negative feedback loops keep the drain terminals of the selected memory cells at a voltage value sufficient for programming, and feed the control terminal of the memory cells with a ramp voltage that causes writing of the selected memory cells. The presence of a bias source between the second node and the common node enables use of the same circuit also during reading.
REFERENCES:
patent: 5790459 (1998-08-01), Roohparvar
patent: 5914896 (1999-06-01), Lee et al.
Canegallo Roberto
Guaitini Giovanni
Pasotti Marco
Rolandi Pier Luigi
Galanthay Theodore E.
Le Vu A.
STMicroelectronics S.r.l.
Tarleton E. Russell
LandOfFree
Circuit for parallel programming nonvolatile memory cells, with does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for parallel programming nonvolatile memory cells, with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for parallel programming nonvolatile memory cells, with will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-275905