Circuit for optimal signal slicing in a binary receiver

Details Circuit for optimal signal slicing in a binary receiver Circuit for optimal signal slicing in a binary receiver

1997-08-15

2000-03-21

Pham, Chi H.

Pulse or digital communications

Receivers

Automatic baseline or threshold adjustment

327 77, H04L 2506

Patent

active

060410841

ABSTRACT:
A slicer circuit receives a binary signal to be sliced at the midpoint of its amplitude with the portions of the sliced signal above the slicing level corresponding to a binary 1 and the portions below corresponding to a binary 0. The slicer has a fixed threshold level for slicing and a variable offset voltage is combined with the voltage level of the received binary signal to maintain the mid-point of the binary signal applied to the slicer at the slicer fixed threshold slicing level, which preferably is at a zero voltage level.

REFERENCES:
patent: 3579239 (1971-05-01), Purcell, Jr. et al.
patent: 4117352 (1978-09-01), Thomas et al.
patent: 4450554 (1984-05-01), Steensma et al.
patent: 5010480 (1991-04-01), Natarajan
patent: 5307196 (1994-04-01), Kinoshita
patent: 5430765 (1995-07-01), Nagahori
patent: 5486869 (1996-01-01), Cooper
patent: 5561469 (1996-10-01), Schultz
patent: 5666167 (1997-09-01), Tults
patent: 5784416 (1998-07-01), Yang et al.

Affiliated with

Also associated with

Rating

Circuit for optimal signal slicing in a binary receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for optimal signal slicing in a binary receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for optimal signal slicing in a binary receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-736294