Multiplex communications – Wide area network – Packet switching
Patent
1997-08-25
1999-01-19
Donaghue, Larry D.
Multiplex communications
Wide area network
Packet switching
39520068, 39520083, 370324, 370415, 370416, G06F 300
Patent
active
058623434
ABSTRACT:
A network-to-CPU interface circuit interfaces an isochronous physical layer to an ISA bus such that a host CPU connected to the ISA bus can communicate with the isochronous physical layer. Inbound B-channel interface circuity is connectable to receive, from the isochronous physical layer, an inbound data stream which includes a plurality of B-channels time division multiplexed into time division multiplexed (TDM) frames. The TDM frames have a predetermined format that defines at least one logical stream such that each logical stream comprises those B-channels that are time division multiplexed into corresponding predetermined locations within the TDM frames. An inbound buffer portion of a memory is provided to hold the received inbound data stream, and an outbound buffer portion of the memory is provided for holding an outbound data stream which, like the inbound data stream, includes a plurality of B-channels time division multiplexed into time division multiplexed (TDM) frames. ISA bus interface circuitry is provided for channeling a selected inbound logical stream from the inbound memory buffer to the host CPU, via the ISA bus, in response to a request from the host CPU. The ISA bus interface circuitry is also for receiving a data stream from the host CPU, via the ISA bus, and for channeling that received data stream, as an outbound logical stream, to the TDM frames in the outbound memory buffer according to the predetermined format. Outbound B-channel interface circuity is provided to transmit the outbound data stream from the outbound memory buffer to the isochronous physical layer.
REFERENCES:
patent: 5008878 (1991-04-01), Ahmadi et al.
patent: 5355449 (1994-10-01), Lung et al.
patent: 5361261 (1994-11-01), Edem et al.
patent: 5367522 (1994-11-01), Otani
patent: 5369617 (1994-11-01), Munson
patent: 5404446 (1995-04-01), Bowater et al.
patent: 5438663 (1995-08-01), Matsumoto et al.
patent: 5448560 (1995-09-01), Chen et al.
patent: 5517617 (1996-05-01), Sathaye et al.
patent: 5526344 (1996-06-01), Diaz et al.
patent: 5606562 (1997-02-01), Landguth
IBM Technical Disclosure Bulletin, "Adaptation and Multiplexing Format for High Performance Scanning Function", vol. 35, No. 3, Aug. 1992, pp. 166-168.
Technical Manual--CCITT, The International Telegraph and Telephone Consultative Committee, Line Transmission of Non-Telephone Signals, "Frame Structure for a 64 to 1920 kbits/s Channel in Audiovisual Teleservices", H.221, Geneva, 1990.
Cheng Paul
Landguth Mark
Donaghue Larry D.
National Semiconductor Corporation
Nguyen Dzung C.
LandOfFree
Circuit for logical stream sorting at CPU transfer time division does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for logical stream sorting at CPU transfer time division, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for logical stream sorting at CPU transfer time division will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254227