Circuit for locking an oscillator to a data stream

Details Circuit for locking an oscillator to a data stream Circuit for locking an oscillator to a data stream

2001-09-28

2003-02-25

Kinkead, Arnold (Department: 2817)

Oscillators

With frequency calibration or testing

C331S00100A, C331S034000, C331S017000, C327S159000, C327S160000

Reexamination Certificate

active

06525616

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for locking a data steam generally and, more particularly, to a method and/or architecture for locking an oscillator to a data stream.
BACKGROUND OF THE INVENTION
Conventional approaches for locking a data stream use Phase Lock Loops (PLL) and/or Delay Lock Loops (DLL) to lock or match a clock to an incoming data stream.
Such approaches typically require a very long training sequence and/or a continuous stream of data. Either requirement is incompatible with data communication systems like the Universal Serial Bus (USB), where the data packets can be short and bursty. For USB devices in particular, data may be present for only a very small percentage of the time, which could be less than 1%.
Delay Lock Loops and/or Phase Lock Loops can also suffer from the requirement of (i) long training sequences, (ii) requiring continuous input (e.g., cannot handle bursty data), and/or (iii) may need a precision timing component.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a control circuit and a first circuit. The first circuit may be configured to generate a calibration signal in response to an adjustment signal and a first control signal. The control circuit may be configured to generate (i) the first control signal, (ii) a second control signal and (iii) the adjustment signal in response to a rate of an input signal.
The objects, features and advantages of the present invention include providing a method and/or architecture for locking an incoming data stream that may (i) precisely lock to a rate of the incoming data stream without an external precision timing element (e.g., without crystals, resonators, etc.), (ii) allow incoming data traffic to provide precision timing, (iii) provide multiple tuning phases during a single packet, and/or (iv) tune quickly (e.g., within one data packet).


REFERENCES:
patent: 4061987 (1977-12-01), Nagahama
patent: 4272760 (1981-06-01), Prazak et al.
patent: 4344067 (1982-08-01), Lee
patent: 4689740 (1987-08-01), Moelands et al.
patent: 4692718 (1987-09-01), Roza et al.
patent: 4868525 (1989-09-01), Dias
patent: 4947169 (1990-08-01), Smith et al.
patent: 5140197 (1992-08-01), Grider
patent: 5150079 (1992-09-01), Williams et al.
patent: 5175884 (1992-12-01), Suarez
patent: 5200751 (1993-04-01), Smith
patent: 5304955 (1994-04-01), Atriss et al.
patent: 5319370 (1994-06-01), Signore et al.
patent: 5428319 (1995-06-01), Marvin et al.
patent: 5440305 (1995-08-01), Signore et al.
patent: 5546433 (1996-08-01), Tran et al.
patent: 5552748 (1996-09-01), O'Shaughnessy
patent: 5559502 (1996-09-01), Schutte
patent: 5563553 (1996-10-01), Jackson
patent: 5565819 (1996-10-01), Cooper
patent: 5583501 (1996-12-01), Henrion et al.
patent: 5594612 (1997-01-01), Henrion
patent: 5604466 (1997-02-01), Dreps et al.
patent: 5666118 (1997-09-01), Gersbach
patent: 5668506 (1997-09-01), Watanabe et al.
patent: 5670915 (1997-09-01), Cooper et al.
patent: 5682049 (1997-10-01), Nguyen
patent: 5686863 (1997-11-01), Whiteside
patent: 5689196 (1997-11-01), Schutte
patent: 5726597 (1998-03-01), Petty et al.
patent: 5796312 (1998-08-01), Hull et al.
patent: 5818370 (1998-10-01), Sooch et al.
patent: 5825317 (1998-10-01), Anderson et al.
patent: 5898345 (1999-04-01), Namura et al.
patent: 5933058 (1999-08-01), Pinto et al.
patent: 6191660 (2001-02-01), Mar et al.
patent: 6297705 (2001-10-01), Williams et al.
patent: 6407641 (2002-06-01), Williams et al.
patent: WO 96/17305 (1996-06-01), None
patent: WO 98/34376 (1998-08-01), None
patent: WO 99/09712 (1999-02-01), None
A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-&mgr;m CMOS, By: Beomsup Kim et al., Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1385-1394.
WP 3.5: An Integrated Time Reference, By: Robert A. Blauschild, ISSCC94/Session 3, Analog Techniques/Paper WP 3.5, 1994.
Micropower CMOS Temperature Sensor with Digital Output, By: Anton Bakker et al., 1996 IEEE.
An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance, By: Sam Yinshang Sun, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-24, pp. 325-330, Apr. 1989.
CY7C63722/23 CY7C63742/43 enCoRe™ USB Combination Low-Speed USB & PS/2 Peripheral Controller, Cypress Semiconductor Corp., Feb. 2000—Revised Apr. 11, 2000, pp. 1-51.
CY7C63221/31 enCoRe™ USB Low Speed USB Peripheral Controller, Cypress Semiconductor Corp., Feb. 2000—Revised Apr. 11, 2000, pp. 1-43.
“Universal Serial Bus Specification”, Revision 1.1, Sep. 23, 1998, pp. 1-311.
Timothy J. Williams et al, “Auto-Locking Oscillator for Data Communications”, U.S. Ser. No. 09/511,019, Filed Feb. 23, 2000.

Affiliated with

Also associated with

Rating

Circuit for locking an oscillator to a data stream does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for locking an oscillator to a data stream, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for locking an oscillator to a data stream will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3139558