Circuit for improving carrier rejection in a balanced modulator

Details Circuit for improving carrier rejection in a balanced modulator Circuit for improving carrier rejection in a balanced modulator

1992-09-28

1994-08-30

Mis, Davis

Modulators

Amplitude modulator

Suppressed carrier double sideband type

332172, 455323, H03C 154

Patent

active

053431715

ABSTRACT:
A carrier rejection circuit for improving carrier rejection in a balanced modulator includes balun transformers, connected to the carrier signal port and the modulated signal port, which reduces parasitic carrier leakage by reducing the average voltages at the ports, offset adjustment circuitry, connected to the modulating signal port, which applies an adjustable offset voltage to the modulating signal to reduce in-phase parasitic carrier leakage and carrier leakage caused by offset voltage at the modulating port, and a reactance network, connected between the carrier signal port and the modulated signal port, for reducing quadrature-phase parasitic carrier leakage.

REFERENCES:
patent: 3426283 (1969-02-01), Thor, Jr.
patent: 3913037 (1975-10-01), Himono et al.
patent: 3916346 (1975-10-01), Wittlinger
patent: 4243955 (1981-01-01), Daniel et al.
patent: 4766400 (1988-08-01), Fox
patent: 4769605 (1988-09-01), Fox
patent: 4868528 (1989-09-01), Prevot et al.
patent: 5020076 (1991-05-01), Cahill et al.

Affiliated with

Also associated with

Rating

Circuit for improving carrier rejection in a balanced modulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for improving carrier rejection in a balanced modulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for improving carrier rejection in a balanced modulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-32174