Circuit for generating ternary signal

Details Circuit for generating ternary signal Circuit for generating ternary signal

2005-11-30

2008-12-23

Tran, Khanh C (Department: 2611)

Pulse or digital communications

Multilevel

C326S059000, C327S185000

Reexamination Certificate

active

07469016

ABSTRACT:
A circuit for generating a ternary signal that receives a binary input-control signal and a binary reset signal and outputs a ternary signal. The circuit includes first to third transistors, each source terminal thereof is respectively connected to the three power supplies, and a sequential circuit that outputs control signals controlling the transistors. The sequential circuit outputs control signals that make the first and the third transistors be switched in a complementary manner in an initial state, and make the second and the third transistors be switched in a state that it is released from the initial state.

REFERENCES:
patent: 4972106 (1990-11-01), Ruijs
patent: 5444740 (1995-08-01), Mizukami et al.
patent: 5537059 (1996-07-01), Asahina
patent: 5543744 (1996-08-01), Okumura
patent: 5548229 (1996-08-01), Segawa et al.
patent: 5747979 (1998-05-01), Nagai
patent: 5811984 (1998-09-01), Long et al.
patent: 6040709 (2000-03-01), Kishimoto
patent: 6815984 (2004-11-01), Bowers et al.
patent: 03-185923 (1991-08-01), None
patent: 7-114361 (1995-05-01), None
patent: 09-138669 (1997-05-01), None
patent: 11-186849 (1999-07-01), None
patent: 2000-295086 (2000-10-01), None

Affiliated with

Also associated with

Rating

Circuit for generating ternary signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for generating ternary signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for generating ternary signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4050765