Boots – shoes – and leggings
Patent
1992-05-04
1994-11-01
Gossage, Glenn
Boots, shoes, and leggings
364DIG1, 345126, 345200, 36523002, 365236, G06F 1200, G11C 800, G09G 538
Patent
active
053613392
ABSTRACT:
A circuit for addressing a random access memory (RAM) and for rotating an image by reading it into and then out from a page buffer, where all transfers, whether by column or row, are performed substantially in a fast page mode in which the same row address is maintained from one access to the next. The column address lines of RAM devices are connected to the 5 or 6 least significant bits of the vertical and horizontal address counters of the image, and the row address lines are connected to the remaining most significant bits of the vertical and horizontal counters of the image. Therefore, whether the system is accessing the image data in the vertical or horizontal direction, there will be at least 31 fast page mode accesses for every one slow access, and the average speed of transfers in either direction will approximate the fast page mode speed.
REFERENCES:
patent: 4500958 (1985-02-01), Manton et al.
patent: 4554638 (1985-11-01), Iida
patent: 4965751 (1990-10-01), Thayer et al.
patent: 5012434 (1991-04-01), Zietlow
patent: 5068904 (1991-11-01), Yamazaki
patent: 5111192 (1992-05-01), Kadakia
patent: 5289279 (1994-02-01), Braun et al.
Kadakia Vinod K.
Kang Christine H.
Cunna Robert
Gossage Glenn
Xerox Corporation
LandOfFree
Circuit for fast page mode addressing of a RAM with multiplexed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for fast page mode addressing of a RAM with multiplexed , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for fast page mode addressing of a RAM with multiplexed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807677