Patent
1994-12-30
1996-02-27
Beausoliel, Jr., Robert W.
39518312, 39518208, G06F 1100
Patent
active
054955696
ABSTRACT:
A hot spare boot circuit that automatically switches from a non-operational CPU to an operational CPU for powering up the computer system. In the multiprocessor computer system, a first CPU is designated to perform power on operations. If the first CPU fails, which is determined when a dead man counter in the hot spare boot circuit times out, the hot spare circuit ensures that the first CPU is in a disabled state. Next, the hot spare boot circuit identifies an operational second CPU, reinitializing certain ID information as necessary such that the second CPU can properly perform power on operations. The hot spare boot then awakens the second CPU, using a startup interprocessor interrupt in one embodiment, or simply negating the hard reset of the second CPU in a second embodiment. The second CPU then proceeds to perform the power on functions.
REFERENCES:
patent: 4646298 (1987-02-01), Laws et al.
patent: 4775976 (1988-10-01), Yokoyama
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4839895 (1989-06-01), Kakita
patent: 5283792 (1994-02-01), Davies, Jr. et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5408647 (1995-04-01), Landry
patent: 5434998 (1995-07-01), Akai et al.
Beausoliel, Jr. Robert W.
Compaq Computer Corp.
Hua Ly V.
LandOfFree
Circuit for ensuring that a local interrupt controller in a micr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for ensuring that a local interrupt controller in a micr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for ensuring that a local interrupt controller in a micr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1685534