Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-06-05
1997-11-18
Swann, Tod R.
Static information storage and retrieval
Magnetic bubbles
Guide structure
365222, G06F 1200
Patent
active
056896778
ABSTRACT:
A circuit for modifying an instruction stream comprises a first logic circuit capable of issuing instructions and a second logic circuit means responding to the instructions. The circuit also includes a dynamic memory circuit which is responsive to the first logic and a dynamic memory means. The first logic circuit is capable of causing a refresh of the dynamic memory means by inserting a refresh instruction into a sequence of instructions.
REFERENCES:
patent: 4172282 (1979-10-01), Aichelmann
patent: 4924381 (1990-05-01), Tokuume
patent: 4961167 (1990-10-01), Kumanoya
patent: 5229969 (1993-07-01), Lee
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5313590 (1994-05-01), Taylor
patent: 5345556 (1994-09-01), Zapisek
patent: 5345574 (1994-09-01), Sakurada
patent: 5475645 (1995-12-01), Wada
The Illiac IV Computer, George H. Barnes, Richard M. Brown, Maso Kato, David J. Kuck, Daniel Slotnick, Richard Stokes, IEEE Transations on Cumputers, vol. C-17, No. 8, Aug. 1968; pp. 746-757.
Illiac IV Software and Application Programming, David J Kuck, IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968; pp. 758-770.
DAP--A Distributed Array Processor, Dr. S.F. Reddaway, First Annual Symposium on Computer Architecture, Florida, Dec. 1973; pp. 61-65.
Efficient High Speed Computing with the Distributed Array Processor, P.M. Flanders, D.J. Hunt, S.F. Reddaway, D. Parkinson, Symposium on High Speed Computer and Algorithm Organization, Univ. of Illinois, Academic Press; pp. 113-128.
The Connection Machine, W. Daniel Hillis, The MIT Press, 1985.
Connection Machine CM-200 Series, Technical Summary, Thinking Machines Corporation, Jun. 1991; pp. 93-103.
"The MasPar MP-1 Architecutre", Tom Blank, Proceedings for Compcon Spring 90; pp. 20-24.
"The Design of the MasPar MP-1: A Cost Effective Massively Parallel Computer", John R. Nickolls, Compcon, Spring 90; pp. 25-28.
"A Cached VRAM for 3D Graphics", overhead presentation by Michael Deering, Michael Lavelle, and Stephen Schlapp, Sun Microsystems, Inc., 1994; pp. 6.4.1-6.4.10 (153-162).
"A 3.84 GIP's Integrated Memory Array Processing Elements and a 2-Mb SRAM", IEEE Journal of Solid State Circuits, Yamashita, N, et. al., IEEE Journal of Solid State Circuits, Nov. 1994, vol. 29, No. 11; pp. 1336-1343.
"PIM Chip Specifications", Jennifer Schrader and Mark Norder, Supercomputing Research Center, Report SRC TR-93-088, Oct. 4, 1994.
Chow Christopher S.
Swann Tod R.
LandOfFree
Circuit for enhancing performance of a computer for personal use does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for enhancing performance of a computer for personal use, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for enhancing performance of a computer for personal use will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1573301