Circuit for differential current sensing with reduced static...

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S055000, C327S057000

Reexamination Certificate

active

11113614

ABSTRACT:
Returning to FIG.2,sense circuit201represents the circuit that must sense the signaling on an interconnect. NMOS device202is always on so that there is a continuous path to ground whenever PMOS driver204is on. Since leakage power is an order of magnitude less than static and dynamic power it can be omitted for clarity, although it should be noted that dynamic power increases with respect to line length since the interconnect capacitance increases as line length increases. Static power is due to flow of static current across the two resistances shown in FIG.2,interconnect resistance206and the resistance of transistors102and104from FIG.1,represented by the resistance of equivalent NMOS transistor208of FIG.2.

REFERENCES:
patent: 4169233 (1979-09-01), Haraszti
patent: 4973864 (1990-11-01), Nogami
patent: 5192878 (1993-03-01), Miyamoto et al.
patent: 5828241 (1998-10-01), Sukegawa
patent: 6281714 (2001-08-01), Ang et al.
patent: 6351155 (2002-02-01), Pogrebnoy
patent: 6424181 (2002-07-01), Pogrebnoy
patent: 6642749 (2003-11-01), Wu et al.
Maheshwari et al., “Current Sensing Techniques for Global Interconnects in Very Deep Submicron (VDSM) CMOS,”IEEE Computer Society Workshop on VLSI, (2001) pp. 66-70.
Maheshwari et al., “Repeater and Current-sensing Hybrid Circuits for On-chip Interconnects,”ACM Great lakes Symposium on VSLI, (2001) pp. 269-272.
Wicht et al., “A1.5V 1.7ns 4k×32 SRAM with a Fully-Differential Auto-Power-Down Current Sense Amplifier,”Proceedings at the IEEE International Solid State Circuits Conference, (2004).
Gray et al.,Wave Pipelining: Theory and CMOS Implementation, Kluwer Academic Publishers (1980) Chapter 7, 7.3 SAMPLER.
Sylvester et al., “Power-Driven Challenges in Nanometer Design,”Design and test of Computer, (2001) pp. 12-21.
Sylvester et al., “Getting to the Bottom of Deep Submicron II: A Global Wiring Paradigm,”Proceedings of the International Symposium on Physical Design, (1999) pp. 193-200.
Zhang et al., “Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness,”Transactions on Very Large Scale Integration(VLSI)Systems, (Jun. 2000), vol. 8, No. 3.
Bakoglu,Circuits, Inerconnections, and Packaging, Addison-Wesley, (1990) Chapter 5 Interconnection Resistance, 5.4.2 Repeaters.
Bushirullah, et al., “Delay and Power Model for Current-Mode Signaling in Deep Submicron Global Interconnects,”Proceeding of Custom Integrated Circuits Conference, (2002) pp. 513-516.
Borkar, “Low Power Design Challenges for the Decade,”Proceeding of Design Automation Conference, (2001) pp. 293-296.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit for differential current sensing with reduced static... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for differential current sensing with reduced static..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for differential current sensing with reduced static... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3898949

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.