Circuit for decoding convolutional codes for executing the survi

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1110

Patent

active

052572633

ABSTRACT:
In a circuit for decoding convolutional codes for executing the survivor path storage and reverse scanning stage of a Viterbi algorithm, decoding consists in reverse scanning a plurality of paths of a trellis representing a diagram of the possible transitions resulting from encoding by an encoder comprising .nu. flip-flops, each node of the trellis being represented by a word on N=2.sup..nu. bits. The circuit selects from a plurality of possible survivor paths that which has the lowest metric, so as to reconstitute the trellis path actually determined by the encoding process and to recover the sequence of information bits that caused this path to be adopted. The circuit comprises a memory storing a plurality of said words of N=2.sup..nu. bits and, connected to the output of said memory, a cascade of .nu. groups of 2-in-1 multiplexers progressively combining the 2.sup..nu. outputs of the memory into a single output, a D flip-flop being provided at the output of each multiplexer. The final single flip-flop delivers sequentially the information bits representing the required path and the select signal of each multiplexer is the output signal of said final flip-flop.

REFERENCES:
patent: 4536878 (1985-08-01), Rattlingourd et al.
patent: 5113401 (1992-05-01), Chevillat et al.
patent: 5150369 (1992-09-01), Coata et al.
N.T.I.S. Technical Notes; No. 5, Part May 1986, Springfield, Va., U.S. p. 529, C. C. Wang: Fast VLSI Viterbi Decoder.
Sixth International Conference on Digital Satellite Communications; Sep. 19-23, 1983, Phoenix, Az., USA, pp. 16-23; J. S. Snyder: "High speed Viterbi decoding of high-rate codes".
Integration, The VLSI Journal, vol. 8, No. 1, Oct. 1989, Amsterdam, Netherlands, pp. 3-16; M. Bivier et al.: "Architectural design and realization of a single-chip Viterbi decoder".
Fujitsu-Scientific and Technical Journal, vol. 25, No. 1, Mar. 1989, Kawasaki, Japan, pp. 37-43; A. Yamashita et al.: "A new path memory for Viterbi decoders".
IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, New York, USA, pp. 476-481; "Difference metric decoder for interleaved biphase trellis code".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit for decoding convolutional codes for executing the survi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for decoding convolutional codes for executing the survi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for decoding convolutional codes for executing the survi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-964927

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.