Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1995-06-07
1997-07-08
Hjerpe, Richard
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345204, 327291, 327333, 326 62, 326 96, G09G 336
Patent
active
056466420
ABSTRACT:
A level converting circuit for an input clock signal having a relatively low amplitude comprising a level converting circuit for converting the input clock signal to an output clock signal having a relatively high amplitude, the level converting circuit having an input transistor which has a predetermined threshold voltage, and detecting/offsetting circuit for detecting the threshold voltage of the input transistor and adding an offset voltage in response to the detected threshold voltage to the input clock signal and then for providing the offset input clock signal to the level converting circuit. The novel setup performs clock interfacing of a thin-film transistor integrated circuit device represented by an active-matrix liquid crystal display device at a relatively high speed at a low voltage below 3 V for example. This allows to fully cope with a recent trend of ever reducing operating voltage of a CMOS gate array constituting an external timing generator, eliminating necessity for building a pulse amplifier based especially on high dielectric-strength MOS process into the gate array to eventually reduce size of the chip.
REFERENCES:
patent: 3684900 (1972-08-01), Greuter et al.
patent: 4091296 (1978-05-01), Suzuki et al.
patent: 4137469 (1979-01-01), Chapron
patent: 4553043 (1985-11-01), Parker
patent: 4567380 (1986-01-01), Yasuda et al.
patent: 4767951 (1988-08-01), Cornish et al.
patent: 5012137 (1991-04-01), Muellner
patent: 5051739 (1991-09-01), Hayashida et al.
patent: 5075581 (1991-12-01), Kamata
patent: 5191233 (1993-03-01), Nakano
patent: 5250931 (1993-10-01), Misawa et al.
patent: 5283482 (1994-02-01), Chen
patent: 5298808 (1994-03-01), Terrell et al.
patent: 5323171 (1994-06-01), Yokouchi et al.
patent: 5404151 (1995-04-01), Asada
Ben G. Streetman, Solid State Electronic Devices, Second Edition 1980, pp. 331-332.
Paul M. Chivlian, Analysis and Design of Integrated Electronic Circuits, 1991, pp. 692-695.
Solid State Electronic Devices, by Ben G. Streetman, section 9.1, pp. 331-332, "Integrated Circuits".
Analysis and Design of Integrated Electronic Circuits, by Paul M. Chivlian, pp. 693-695, "Operational Amplifier Circuitry".
Hayashi Yuji
Maekawa Toshikazu
Hjerpe Richard
Lao Lun-Yi
Sony Corporation
LandOfFree
Circuit for converting level of low-amplitude input does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for converting level of low-amplitude input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for converting level of low-amplitude input will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2411248