Circuit for and method of controlling output buffer memory

Details Circuit for and method of controlling output buffer memory Circuit for and method of controlling output buffer memory

1988-03-11

1992-03-10

Clark, David L.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

340799, 365238, 395166, G06F 1202

Patent

active

050954466

ABSTRACT:
Data to be sent to a frame buffer memory keeping output data in a bit map form is subdivided into square blocks. The words arranged in the row direction are rotated in a column direction by a bit each time the row address is increased. The rotation amount is attained by adding the row and column addresses associated with the square block.

REFERENCES:
patent: 4197590 (1980-04-01), Sukonick et al.
patent: 4197590 (1980-04-01), Sukonick et al.
patent: 4602251 (1986-07-01), Sawada et al.
patent: 4603348 (1986-07-01), Yamada et al.
patent: 4667308 (1987-05-01), Hayes et al.
patent: 4700320 (1987-10-01), Kapur
patent: 4716533 (1987-12-01), Ohmori
patent: 4779223 (1988-10-01), Asai et al.
patent: 4808986 (1989-02-01), Mansfield et al.
patent: 4835532 (1989-05-01), Fant

Affiliated with

Also associated with

Rating

Circuit for and method of controlling output buffer memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for and method of controlling output buffer memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for and method of controlling output buffer memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2289623