Circuit for allocating memory cycles to two processors that shar

Details Circuit for allocating memory cycles to two processors that shar Circuit for allocating memory cycles to two processors that shar

1982-06-21

1988-08-16

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 300, G06F 1300

Patent

active

047648651

ABSTRACT:
A circuit for allocating main memory cycles between two data processors has means for making the allocation by either of two procedures. In one procedure, control of memory is transferred only after a request for memory access has been made. In a second procedure, transfer of memory control to a requesting processor is automatically accompanied by a request to return control. The control memory of a processor selects the process by two bits called Code Idle and Code Release. Code Idle accompanies instructions that usually mean that the releasing processor will not need memory for several memory cycle times, and an explicit request for transfer is made when memory is actually needed. Code Release accompanies instructions that do not require memory access at the time but are typically followed by a memory request within a processor cycle time or a few processor cycle times. Memory control is returned without the delay that is associated with an explicit request.

REFERENCES:
patent: 3609700 (1971-09-01), Wollum
patent: 3715729 (1973-02-01), Mercy
patent: 3810110 (1974-05-01), Kotok et al.
patent: 3921145 (1975-11-01), Emm et al.
patent: 4065809 (1977-12-01), Matsumoto
patent: 4164787 (1979-08-01), Aranguren
patent: 4354227 (1982-10-01), Hayes, Jr. et al.
patent: 4422142 (1983-12-01), Inaba et al.

Affiliated with

Also associated with

Rating

Circuit for allocating memory cycles to two processors that shar does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for allocating memory cycles to two processors that shar, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for allocating memory cycles to two processors that shar will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-604096