Circuit for addressing a memory

Details Circuit for addressing a memory Circuit for addressing a memory

2007-08-28

2007-08-28

Elms, Richard T. (Department: 2824)

Photocopying

Contact printing

Light boxes

C365S194000, C365S230050

Reexamination Certificate

active

10571191

ABSTRACT:
A circuit is proposed which has a memory to which input data can be written at different write addresses with a first clock rate and from which output data can be read at different read addresses with a second clock rate. The memory can be fed a write reset pulse that resets the write address to an initial value. In addition, the memory can be fed a read reset pulse by means of which the data are output in a fixed temporal relationship. Finally, the circuit proposed is provided with switching means in order to derive the read reset pulse from the write reset pulse. This ensures that the two reset pulses cannot occur simultaneously.

REFERENCES:
patent: 5636176 (1997-06-01), Hashimoto et al.
patent: 6075392 (2000-06-01), Sandner
patent: 6542426 (2003-04-01), Jung et al.
patent: 6735667 (2004-05-01), Hashimoto et al.
patent: 2005/0036678 (2005-02-01), Loew
patent: 2712775 (1978-07-01), None
patent: 19819863 (1999-11-01), None
patent: 61-269543 (1986-11-01), None
patent: WO 02/14992 (2002-02-01), None
Patent Abstracts of Japan, vol. 0111, No. 22, Apr. 16, 1987 & JP 61-269543 (See Ref. AD).
Search Report Dated Nov. 12, 2004.

Affiliated with

Also associated with

Rating

Circuit for addressing a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for addressing a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for addressing a memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3887107