Circuit for accessing a chalcogenide memory array

Details Circuit for accessing a chalcogenide memory array Circuit for accessing a chalcogenide memory array

2005-09-13

2005-09-13

Phan, Trong (Department: 2827)

Static information storage and retrieval

Radiant energy

Amorphous

C365S163000

Reexamination Certificate

active

06944041

ABSTRACT:
A circuit for accessing a chalcogenide memory array is disclosed. The chalcogenide memory array includes multiple subarrays with rows and columns formed by chalcogenide storage elements. The chalcogenide memory array is accessed by discrete read and write circuits. Associated with a respective one of the subarrays, each of the write circuits includes an independent write 0 circuit and an independent write 1 circuit. Also associated with a respective one of the subarrays, each of the read circuits includes a sense amplifier circuit. In addition, a voltage level control module is coupled to the read and write circuits to ensure that voltages across the chalcogenide storage elements within the chalcogenide memory array do not exceed a predetermined value during read and write operations.

REFERENCES:
patent: 5920788 (1999-07-01), Reinberg
patent: 6487113 (2002-11-01), Park et al.
patent: 6687153 (2004-02-01), Lowrey
patent: 6795338 (2004-09-01), Parkinson et al.
patent: 6813178 (2004-11-01), Campbell et al.

Affiliated with

Also associated with

Rating

Circuit for accessing a chalcogenide memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for accessing a chalcogenide memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for accessing a chalcogenide memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3422866