Circuit device and method of measuring clock jitter

Details Circuit device and method of measuring clock jitter Circuit device and method of measuring clock jitter

2007-08-09

2010-10-19

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S153000

Reexamination Certificate

active

07816960

ABSTRACT:
In an embodiment, a method is disclosed that includes receiving a clock signal at a delay chain of a circuit device and determining a value of the clock signal at a selected point within the delay chain. The method also includes adjusting the selected point when the value does not indicate detection of an edge of the clock signal.

REFERENCES:
patent: 4637018 (1987-01-01), Flora et al.
patent: 5805003 (1998-09-01), Hsu
patent: 5818890 (1998-10-01), Ford et al.
patent: 5994938 (1999-11-01), Lesmeister
patent: 6026050 (2000-02-01), Baker et al.
patent: 6067334 (2000-05-01), Bostica et al.
patent: 6175605 (2001-01-01), Chi
patent: 6182236 (2001-01-01), Culley et al.
patent: 6229364 (2001-05-01), Dortu et al.
patent: 6232812 (2001-05-01), Lee
patent: 6256342 (2001-07-01), Schlag et al.
patent: 6373308 (2002-04-01), Nguyen
patent: 6501312 (2002-12-01), Nguyen
patent: 6580304 (2003-06-01), Rieven
patent: 6650160 (2003-11-01), Tanahashi
patent: 6687321 (2004-02-01), Kada et al.
patent: 6720810 (2004-04-01), New
patent: 6741660 (2004-05-01), Sattler et al.
patent: 6847241 (2005-01-01), Nguyen et al.
patent: 7005898 (2006-02-01), Tam et al.
patent: 7042971 (2006-05-01), Flanagan et al.
patent: 7072433 (2006-07-01), Bell
patent: 7109766 (2006-09-01), White et al.
patent: 7154322 (2006-12-01), Kim
patent: 7339407 (2008-03-01), Jakobs et al.
patent: 2003/0152181 (2003-08-01), Stengel et al.
patent: 2006/0197566 (2006-09-01), Jakobs et al.
Koichi Nose, Mikihiro Kajita and Masayuki Mizuno; A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling; IEEE Journal of Solid-State Circuits; Dec. 2006; pp. 2911-2920; vol. 41, No. 12.
Phillip J. Restle, Robert L. Franch, Norman K. James, William V. Huott, Timothy M. Skergan, Steven C. Wilson, Nicole S. Schwartz and Joachim G. Clabes; Timing Uncertainty Measurements on the Power5 Microprocessor; IEEE International Solid-State Circuits Conference; 2004; Session 19.7.
Makoto Takamiya, Hiroki Inohara and Masayuki Mizuno; On-Chip Jitter-Spectrum-Analyzer for High-Speed Digital Designs; IEEE International Solid-State Circuits Conference; 2004; Session 19.5.
Jang Seong-Jin, et al., “Virtual fine delay line using one-stage inverter delay,” Electronics Letters, IEEE Stevenage, GB, vol. 39, No. 2, Jan. 23, 2003, pp. 189-190.
Matano, T., et al., “A 1-GB/S/PIN 512-MB DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer,” IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 1, 2003, pp. 762-768.
Rong-Jyi Yang, et al., “A 40-550MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm,” IEEE Journal of Solid-State Circuits, vol. 42, No. 2, Feb. 1, 2007 pp. 361-373.
European Search Report—EP08005117, Search Authority—Munich, Oct. 21, 2008.
European Written Opinion—EP08005117, Search Authority—Munich, Oct. 21, 2008.
International Search Report—PCT/US08/072629—International Search Authority, European Patent Office—Nov. 7, 2008.
Written Opinion—PCT/US08/072629—International Search Authority, European Patent Office—Nov. 7, 2008.

Affiliated with

Also associated with

Rating

Circuit device and method of measuring clock jitter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit device and method of measuring clock jitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit device and method of measuring clock jitter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4228122