Circuit design methods and tools

Details Circuit design methods and tools Circuit design methods and tools

1997-04-29

1998-11-24

Teska, Kevin J.

Boots, shoes, and leggings

364490, 364491, 36475401, 36476003, G06F 1750, G06F 752

Patent

active

058416749

ABSTRACT:
A circuit design tool which includes an architecture for a multiplier which is faster and more compact than known multipliers through the use of Wallace trees, the elimination of Dadda nodes along the critical paths, the placement of half-adders at an initial pat of the Wallace tree, the replacement of low-order terminating adders with ripple-carry adders, and the replacement of high-order terminating adders with carry-select adders.

REFERENCES:
patent: 3968478 (1976-07-01), Mensch, Jr.
patent: 4093990 (1978-06-01), Koller et al.
patent: 4377849 (1983-03-01), Finger et al.
patent: 4652992 (1987-03-01), Mensch, Jr.
patent: 4701860 (1987-10-01), Mader
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4829446 (1989-05-01), Draney
patent: 4868778 (1989-09-01), Disbrow
patent: 5068823 (1991-11-01), Robinson
patent: 5119314 (1992-06-01), Hotta et al.
patent: 5175693 (1992-12-01), Kurosawa et al.
patent: 5282140 (1994-01-01), Tazawa et al.
patent: 5297053 (1994-03-01), Pease et al.
patent: 5319570 (1994-06-01), Davidson et al.
patent: 5412591 (1995-05-01), Bapst
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5586046 (1996-12-01), Feldbaumer et al.
Breching, George E., et al. "Automatic Circuit Generation Process and Apparatus", Nov. 4, 1975, Defensive Publication, United States Patent and Trademark Office.
Colton, W. F., et al., "Process for Making LSI Chips Having Both Rules Driven and Free Form Design", Sep. 2, 1975, Defensive Publication, United States Patent and Trademark Office.
Johannsen, David Lawrence, "Silicon Compilation", 1981, Technical Report #4530, Department of Computer Science, California Institute of Technology, Pasadena, California.
Ghosh et al., "TWTXBB: a low latency, high throughput multiplier architecture using a new p/spl rarr/2 compressor", ACM, Proceedings of the 7th International Conference on VLSI Design, 5 Jan. 1994, pp. 77-82.
Mou et al., "`Overturned-stairs` adder trees and multiplier design", IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 940-948.
Paschalis et al., "Efficient modular design of TSC checkers for m-out-of-2m codes", IEEE, IEEE Transactions on Computers, vol. 37, No. 3, Mar. 1988, pp. 301-309.
Fadavi-Ardekani, "M*N Booth encoded multiplier generator using optimized Wallace trees", IEEE Comput. Soc. Press, IEEE 1992 International Conference on Computer Design, 11 Oct. 1992, pp. 114-117.
Oklobdzija et al., "Multiplier design utilizing improved column compression tree and optimized final adder in CMOS technology", IEEE, Proceedings of the 1993 International Symposium on VLSI Technology, Systems, and Application, 12 May 1993, pp. 209-212.

Affiliated with

Also associated with

Rating

Circuit design methods and tools does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit design methods and tools, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit design methods and tools will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1710231