Boots – shoes – and leggings
Patent
1995-12-14
1999-06-08
Teska, Kevin J.
Boots, shoes, and leggings
364490, G06F 1750
Patent
active
059108983
ABSTRACT:
A circuit design tool which includes (1) separating structural and functional aspects of components, so as to specify the desired functional behaviour of the component, leaving the actual gate-level design of the component to the design tool; (2) translating a model of the desired logical behaviour of a circuit into a regularized set of functional components to achieve that desired behaviour; (3) verifying structural equivalence between pairs of components; (4) a method for bit-reversing the signal flow in a component; (5) a method for performing arithmetic operations backwards from a natural order; (6) an architecture for a multiplier which is faster and more compact than known multipliers; and (7) a method of translating a logic equation into a netlist of connected logic gates.
REFERENCES:
patent: 3968478 (1976-07-01), Mensch, Jr.
patent: 4093990 (1978-06-01), Koller et al.
patent: 4377849 (1983-03-01), Finger et al.
patent: 4652992 (1987-03-01), Mensch, Jr.
patent: 4701860 (1987-10-01), Mader
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4829446 (1989-05-01), Draney
patent: 4868778 (1989-09-01), Disbrow
patent: 5068823 (1991-11-01), Robinson
patent: 5119314 (1992-06-01), Hotta et al.
patent: 5175693 (1992-12-01), Kurosawa et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5282140 (1994-01-01), Tazawa et al.
patent: 5297053 (1994-03-01), Pease et al.
patent: 5319570 (1994-06-01), Davidson et al.
patent: 5349659 (1994-09-01), Do et al.
patent: 5412591 (1995-05-01), Bapst
patent: 5436849 (1995-07-01), Drumm
patent: 5448497 (1995-09-01), Ashar et al.
patent: 5530654 (1996-06-01), Takahashi
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5555188 (1996-09-01), Chakradhar
patent: 5586046 (1996-12-01), Feldbaumer et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 5663888 (1997-09-01), Chakradhar
Sakouti et al. ("Coherent optimization strategies for multilevel synthesis", IEEE Computer Society Press, 1993 European Conference on Design Automation with the European Event in ASIC Design, Feb. 22, 1993, pp. 378-385).
Tsareff et al. ("An expert system approach to parameterized module synthesis", IEEE, vol. 4, No. 1, Jan. 1988, pp. 28-36).
Li et al. ("Concurrent error detection in ALUs by recomputing with rotated operands", IEEE Comput. Soc. Press, Proceedings of 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Nov. 4, 1992, pp. 109-116).
Jong et al. ("Automatic generation of customized functional models for rapid implementation of digital integrated circuits", Computer Systems Science and Engineering, vol. 10, No. 3, pp. 156-163, Jul. 1, 1995).
Fujita et al. ("BDD minimization by truth table permutations", IEEE, 1996 IEEE International Symposium on Circuits and Systems: Circuits and Systems Connecting the World, vol. 4, pp. 596-599, Jan. 1996).
Yucesan et al., "Structural and Behavioral Equivalence of Simulation Models", ACM Transactions on Modeling and Computer Simulation, vol. 2, No. 1, Jan. 1992, pp. 82-103).
Cesear et al. ("PAMS: an expert system for parameterized module synthesis", 198 7 DAC, Jan. 1987, pp. 666-670).
Mahmood et al. ("A method for timing driven datapath synthesis", IEEE, Jan. 1995, pp. 362-365).
Myers et al. ("Technology Mapping of Timed Circuits", IEEE, Jan. 1995, pp. 138-147).
Rundesteiner et al. ("Functional synthesis using area and delay optimization", IEEE Comput. Soc. Press, Jun. 8, 1992, pp. 291-296).
Eisele et al. ("Optimal delay-power tradeoffs for replicative logic circuitry", IEEE, 1991 IEEE International Symposium on Circuits and Systems, pp. 2264-2267, vol. 4, Jun. 11, 1991).
Ernst et al. ("Simulation-based verification for high-level synthesis", IEEE Design and Test of Computers, vol. 8, No. 1, pp. 14-20, Mar. 1991).
Foo et al. ("Databases and cell-selection algorithms for VLSI cell libraries", IEEE Comput. Soc. Press, vol. 23, No. 2, pp. 18-30, Feb. 1990).
Gao et al. ("A performance driven macro-cell placement algorithm", IEEE Comput. Soc. Press, Proceedings of the 29th ACM/IEEE Design Automation Conference, pp. 147-152, Jun. 8, 1992).
Myers ("Synthesis of timed asynchronous circuits", IEEE Transactions on 1993).
Roa et al. ("On clustering for maximal regularity extraction", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 8, Aug. 1993, pp. 1198-1208).
Royals et al. ("Creating the IC palette (ASIC design)", IEEE Comput. Soc., First international Workshop on Rapid System Prototyping: Shortening the Path from Specification to Prototype, Jun. 4, 1990, pp. 76-86).
Sandler ("Easing verification of complex chips", Electronic Engineering Times, Jun. 13, 1995).
Takagi ("A radix-4 modular multiplication hardware algorithm for modular exponentiation", IEEE Transactions on Computers, vol. 4 1, No. 8, pp. 949-956, Aug. 1992).
Takagi et al. ("Modular multiplication hardware algorithms with a redundant representation and their application to RSA cryptosystem", IEEE Transaction on Computers, vol. 41, No. 7, pp. 887-891, Jul. 1992).
Tuck ("Deep submicron changes the face of verification", Computer Design, Oct. 1, 1995).
Brechling, George E. et al., Automatic Circuit Generation Process and Apparatus, Defensive Publication, United States Patent and Trademark Office, Nov. 4, 1975.
Colton, W.F. et al., Process for Making LSI Chips Having Both Rules Driven and Free Form Design, Defensive Publication, United States Patent and Trademark Office, Sep. 2, 1975.
Johannsen, David Lawrence, Silicon Compilation, Technical Report #4530, Department of Computer Science, California Institute of Technology, Pasadena, California, 1981.
DesignWare Developer Manuel Excerpt, Synopsis Inc., date unknown.
Dutt ("LEGEND: a language for generic component library description", IEEE Comput. Soc. Press, 1990 International Conference on Computer Languages, Mar. 12, 1990, pp. 198-207).
Adler ("A dynamically-directed switch model for MOS logic simulation", IEEE, 25th ACM/IEEE Design Automation Conference, Jun. 12, 1988, pp. 506-511) discloses a model for MOS transistors suitable for logic simulation of VLSI circuits based on the concept.
Bergamaschi et al.("A System for production use of high-level synthesis", No. 3, pp. 233-243, Sep. 1993).
Kik Phallaka
Teska Kevin J.
Viewlogic Systems, Inc.
LandOfFree
Circuit design methods and tools does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit design methods and tools, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit design methods and tools will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1686372