Circuit configuration for protecting an integrated circuit

Details Circuit configuration for protecting an integrated circuit Circuit configuration for protecting an integrated circuit

1989-02-15

1990-08-14

DeBoer, Todd E.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 58, 361 91, 361111, 357 2313, H02H 904

Patent

active

049492128

ABSTRACT:
A circuit configuration for protecting an integrated circuit from damage by a voltage present at an output exceeding the supply voltage range of the integrated circuit includes a given number of parasitic circuit structures of the integrated circuit. Additional circuit structures combined with the parasitic circuit structures form a protective circuit. The circuit structures are activated by the voltage at the output to become operative for protection.

REFERENCES:
patent: 4775912 (1988-10-01), Menniti et al.
German brochure: Thomas M. Frederiksen, "Schwierigkeiten und ihre Behebung beim Anwenden integrierter Operationsuerstarker", Elektronike, No. 6/1985, pp. 42-63; p. 43 pertinent.

Affiliated with

Also associated with

Rating

Circuit configuration for protecting an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit configuration for protecting an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit configuration for protecting an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-466995