Circuit configuration for producing complementary signals

Details Circuit configuration for producing complementary signals Circuit configuration for producing complementary signals

1999-05-13

2001-03-06

Ton, My-Trang Nu (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S292000

Reexamination Certificate

active

06198328

ABSTRACT:

BACKGROUND OF THE INVENTION
Field of the Invention
The lies in the electronics field. Specifically, the present invention relates to a circuit configuration for producing complementary signals, in which an input signal that is present at an input terminal is routed on a first path to a first output terminal via a pass element and on a second path, connected in parallel with the first path, to a second output terminal via an inverter.
In this context, a pass element should be understood as meaning an element with an input and an output, such as, in particular, a transfer gate or else a switch. By way of example, such a pass element can comprise a parallel circuit made up of an n-channel MOS transistor and a p-channel MOS transistor whose sources and drains are connected to one another in each case and whose gates are driven by mutually inverted signals, so that the pass element is either on or off depending on the control signal.
An existing circuit configuration of the type mentioned in the introduction thus has a pass element in the first path and an inverter in the second path, connected in parallel with the latter, so that the pass element and the inverter are used to obtain mutually complementary signals from one input signal.
Such a circuit configuration is quite simple in its layout since it requires only one inverter and one pass element to provide the complementary output signals. For time-critical applications, however, the existing circuit configuration has a significant disadvantage: the delays which the signals experience through the pass element and the inverter differ from one another to a significant extent as a result of the process. The time difference, resulting from the process window, between the mutually complementary signals cannot be eliminated in practice, which is extremely undesirable for the time-critical applications mentioned, such as in a DLL (delayed locked loop). This means that the existing circuit configurations comprising an inverter and a pass element cannot be used satisfactorily for high-precision applications.
Referring now to
FIG. 2
of the drawing, there is shown a prior art circuit configuration with an inverter
1
and a pass element
2
comprising a p-channel MOS transistor
3
and an n-channel MOS transistor
4
. The transistors
3
and
4
are interconnected by their source and drain in each case and are thus connected in parallel with one another. The gates of the transistors
3
,
4
have the fixed potentials of the supply voltages VSS and VDD, respectively, applied to them.
An input signal IN is received at an input terminal
5
. The signal travels via an inverter
1
to a first output terminal
6
and to a second output terminal
7
via the pass element
2
. On account of the various delays, resulting from the process window, caused by the inverter
1
and the pass element
2
, respectively, signals C
1
and C
2
, respectively, at the output terminals
6
and
7
are therefore not in sync, but have a considerable time difference in respect of one another. The time difference is extremely disadvantageous for time-critical applications such as a DLL.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a circuit configuration for producing complementary signals, which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which provides for complementary signals that are as concurrent with one another as possible over the process window.
With the foregoing and other objects in view there is provided, in accordance with the invention, a circuit configuration for producing complementary signals, comprising:
an input terminal receiving an input signal;
a first output terminal connected to the input terminal via a first path carrying the signal;
a pass element connected in the first path between the input terminal and the first output terminal;
a second output terminal connected to the input terminal via a second path connected in parallel with the first path;
an inverter connected in the second path between the input terminal and the second output terminal for inverting the input signal;
a compensation device connected to the first and second output terminals and having a first output node and a second output node, the compensation device compensating for mutually different time delays in the signals on the first path and the second path.
In other words, the objects of the invention are satisfied in that the first and second output terminals are connected to a first and a second output node, respectively, via a compensation device, and in that the compensation device compensates for the different time delays in the signals on the first and on the second path.
The invention thus adopts a completely different approach from the state of the art. Instead of making efforts to bring the time delays caused by the inverter and the pass element more into line with one another, the inertia of the compensation device is exploited in order to compensate for the different time delays in the two paths, so that, eventually, the delays in an input signal at the two output nodes are more concurrent with one another over the process window.
In accordance with an added feature of the invention, the compensation device comprises a plurality of further pass elements.
In accordance with an additional feature of the invention, each pass element comprises an n-channel MOS transistor and a p-channel MOS transistor connected in parallel with the n-channel MOS transistor.
In accordance with another feature of the invention, the further pass elements include a first further pass element with a first n-channel MOS transistor and a first p-channel MOS transistor connected in parallel with the first n-channel MOS transistor, a second further pass element with a second n-channel MOS transistor and a second p-channel MOS transistor connected in parallel with the third n-channel MOS transistor, a third further pass element with a third n-channel MOS transistor and a third p-channel MOS transistor connected in parallel with the third n-channel MOS transistor, and a fourth further pass element with a fourth n-channel MOS transistor and a fourth p-channel MOS transistor connected in parallel with the fourth n-channel MOS transistor; each of the MOS transistors having a gate; and
the first output terminal is connected to the gate of the first p-channel MOS transistor, the gate of the second n-channel MOS transistor, the gate of the third p-channel MOS transistor, and the gate of the fourth n-channel MOS transistor;
the second output terminal is connected to the gate of the first n-channel MOS transistor, the gate of the second p-channel MOS transistor, the gate of the third n-channel MOS transistor, and the gate of the fourth p-channel MOS transistor;
the first and second further pass elements have a common output connected to the first output node, and the third and fourth further pass elements have a common output connected to the second output node.
In accordance with a concomitant feature of the invention, the first further pass element and the fourth further pass element each have an input connected to a first supply voltage, and the second further pass element and the third further pass element each have an input connected to a second supply voltage.
The invention thus uses pass elements and transfer gates, whose inputs are connected to the first and the second supply voltage, respectively, and hence are at a fixed potential, in order to generate at the two output nodes complementary signals whose time delays have been compensated for. Although the four further pass elements increase the circuit complexity in comparison with the existing circuit configuration, the complexity is acceptable when, in the case of a DLL for example, time-critical applications are involved, which require the complementary signals to have a high level of precision in relation to time.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although

Affiliated with

Also associated with

Rating

Circuit configuration for producing complementary signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit configuration for producing complementary signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit configuration for producing complementary signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2537773