Circuit configuration for limiting the output voltage of a clock

Details Circuit configuration for limiting the output voltage of a clock Circuit configuration for limiting the output voltage of a clock

1995-06-22

1997-01-21

Wong, Peter S.

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

323285, G05F 156

Patent

active

055962645

ABSTRACT:
A circuit configuration for limiting an output voltage of a clocked voltage regulator includes a control unit receiving a direct voltage to be regulated and having an output for supplying an output voltage. A voltage regulating amplifier is constructed as an integrator, receives the output voltage and a reference voltage, and supplies an output signal. A current threshold generator detects a current intensity of the integrator and supplies an output signal. A multiplier multiplies the output signal of the current threshold generator by the output signal of the voltage regulating amplifier and a signal obtained from the direct voltage to be regulated and supplies an output signal. A current regulating amplifier receives the output signal of the multiplier and a signal obtained from the direct voltage to be regulated and supplies an output signal. A driver stage converts the output signal of the current regulating amplifier into a trigger signal for the control unit. A comparator detects an output voltage of the voltage regulating amplifier and furnishes a dominant shutoff signal to the control unit if a reference voltage is exceeded.

REFERENCES:
patent: 4837495 (1989-06-01), Zansky
patent: 5359281 (1994-10-01), Barrow et al.
patent: 5386187 (1995-01-01), Bichler et al.
patent: 5438505 (1995-08-01), Cohen
patent: 5471130 (1995-11-01), Agiman
Elektronik 23/1993, pp. 86-89 (Nelson et al.) Bessere Schaltnetzteile durch Leistungsfaktor-Korrektor.
Siemens Components 31 (1993) Book 2, pp. 46-50.
L6560 by SGS-Thomson, pp. 1/10-9/10, Power factor corrector, Mar. 1994.
LT1249 by Linear Technology, pp. 1-7, Power factor corrector, Jul. 1993.

Affiliated with

Also associated with

Rating

Circuit configuration for limiting the output voltage of a clock does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit configuration for limiting the output voltage of a clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit configuration for limiting the output voltage of a clock will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2326550