Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
1999-05-28
2001-09-18
Metjahic, Safet (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010
Reexamination Certificate
active
06292008
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a circuit configuration for burn-in systems using boards for testing modules disposed like a matrix in the boards, in which the modules in the boards can be connected to input/output channels and can be activated in groups by scan signals.
In the testing of burn-in systems, that is to say systems in which modules are checked for freedom from defects under high-temperature conditions on the order of magnitude of 130° C., and which have a small number of input/output channels for the modules, the number of modules per board or test panel is limited not only by a base size of the respective modules but also by a number of available scan signals. Scan signals or “Enable” signals are used in testing burn-in systems for the purpose of activating a group of modules to be tested for evaluation.
In testing burn-in systems, it is virtually always the case that the maximum possible number of input/output channels of those systems is used. An example that may be mentioned is a burn-in system having 64 input/output channels. If modules with 16 data inputs and/or outputs are tested in such a burn-in system, then it is thus possible to evaluate four modules (“4×16=64”) in parallel.
However, in such a testing of burn-in systems, the number of scan signals is likewise limited and is at most about 32 to 40 signals depending on the system. Thus, it is then possible to test 160 modules (“4×40”) in one board, with the result that a maximum board density of approximately 160 modules is given in that case.
On the other hand, in the case of modules with 4 or 8 data outputs, that is to say in the case of “x4” or “x8” organized modules, the board density, limited by the base size, is about 256.
Previously, for the individual module configurations, boards adapted to the requirements of those configurations have been developed in each case especially for each configuration. Since different configurations accommodated in one type of housing have recently been seen, especially in the case of SDRAM modules, the development of separate boards for each of those configurations is extremely complicated. It could be advantageous, therefore, if modules which are accommodated in the same type of housing could be tested by using just one board in a circuit configuration for burn-in systems.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a circuit configuration for burn-in systems for testing modules by using a board, which overcomes the hereinafore-mentioned disadvantages of the heretofore-known devices of this general type and in which more highly organized modules than previous modules can also be tested and burned in with the same board density.
With the foregoing and other objects in view there is provided, in accordance with the invention, in a burn-in system using a board for testing modules disposed like a matrix in the board, a circuit configuration comprising module terminals for the modules in the board; input/output channels each connected to a respective one of the module terminals; diodes each connected to a respective one of the input/output channels; and a scan signal terminal connected to the diodes for activating the module terminals in groups with scan signals.
In accordance with a concomitant feature of the invention, the module is a memory, and both of the input/output channels receiving the scan signal can be activated simultaneously when data are written to the memory and sequentially when data are read from the memory.
The use of the diodes in conjunction with the scan signals thus enables, by way of example, “x16”-organized modules to be tested and burned in with the same board density as “x4” or “x8”-organized modules.
If use is made specifically of two diodes and thus of two system signals passed through the diodes, then the “x16”-organized modules can be tested as “x8”-modules. The only precondition in this case is that the “x16”-organized module contain at least two module terminals for the activation of the data outputs, which is applicable in the case of the previous SDRAMs, for example.
When data are written to such an SDRAM memory, two clocks are thus activated through the two module terminals, with the result that the information is written in through all 16 data inputs. When the data are read, firstly one clock and thus the eight data outputs assigned to this clock are activated and evaluated. This is followed by the second clock with the other eight data outputs assigned thereto.
The invention has the particular advantage that, irrespective of the organization (“x4”, “x8” or “x16”), just one burn-in board can be used for all configurations. This is of great advantage for production, since the latter can immediately be adapted to new developments or other changes in the configuration of the modules.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a circuit configuration for burn-in systems for testing modules by using a board, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawing.
REFERENCES:
patent: 5442282 (1995-08-01), Restoker et al.
patent: 196 10 123 C1 (1997-10-01), None
Sillup Joseph
Weber Frank
Greenberg Laurence A.
Lerner Herbert L.
Metjahic Safet
Siemens Aktiengesellschaft
Stemer Werner H.
LandOfFree
Circuit configuration for burn-in systems for testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit configuration for burn-in systems for testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit configuration for burn-in systems for testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2467759