Amplifiers – With periodic switching input-output
Reexamination Certificate
1999-11-12
2001-07-17
Pascal, Robert (Department: 2817)
Amplifiers
With periodic switching input-output
C330S069000, C327S124000
Reexamination Certificate
active
06262626
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a circuit comprising an amplifier comprising an input for receiving an input signal from an input of the circuit, and an output for delivering an output signal to an output of the circuit; and means for reducing the DC-offset and the noise produced by the amplifier.
Such a circuit is known from the general state of the art as shown in FIG.
1
. The known circuit comprises an amplifier AMP having a differential input
5
;
6
comprising an input node
5
and an input node
6
, and a differential output
7
;
8
comprising an output node
7
and an output node
8
. The circuit further comprises an input chopper CHP
i
arranged in cascade in between a differential input
1
;
2
of the circuit and the differential input
5
;
6
of the amplifier AMP, and an output chopper CHP
o
synchronised with the input chopper CHP
i
, which output chopper CHP
o
is arranged in cascade in between the differential output
7
;
8
of the amplifier AMP and a differential output
3
;
4
of the circuit. The operation of the known circuit is as follows. An input signal V
in
is supplied to the differential input
1
;
2
. In response to the input signal V
in
an output signal V
out
is delivered to the differential output
3
;
4
. The input chopper CHP
i
is arranged for alternately coupling either input terminals
1
and
2
of the differential input
1
;
2
to respectively input nodes
5
and
6
of the differential input
5
;
6
during a first phase PHi
1
, or input terminals
1
and
2
of the differential input
1
;
2
to respectively input nodes
6
and
5
of the differential input
5
;
6
during a second phase PHi
2
. The output chopper CHP
o
is arranged for alternately coupling either output nodes
7
and
8
of the differential output
7
;
8
to respectively output terminals
3
and
4
of the differential output
3
;
4
during a first phase Phi
1
, or output nodes
7
and
8
of the differential output
7
;
8
to respectively output terminals
4
and
3
of the differential output
3
;
4
during a second phase PHi
2
. The input signal V
in
is converted to the output signal V
out
in virtually the same manner as in the case that the input chopper CHP
i
and the output chopper CHP
o
would not have been present. However by the presence of the input chopper CHP
i
and the output chopper CHP
o
the offset produced by the amplifier AMP, which offset is denoted as V
os
in
FIG. 1
, is eliminated. Also the noise produced by the amplifier AMP is significantly reduced for frequencies lower than the switching frequency of the switches in the input chopper CHP
i
and the output chopper CHP
o
. For the purpose of reducing the noise produced by the amplifier AMP the aforementioned switching frequency must be as high as possible.
A problem of the known circuit is that for a high switching frequency the so-called charge injection caused by the switches of the input chopper CHP
i
and the output chopper CHP
o
causes a DC-offset in the output signal V
out
. Thus with the known circuit an optimal DC-offset reduction can only be accomplished if the switching frequency is low. In that case the noise reduction is not optimal. On the other hand an optimal noise reduction is accomplished if the switching frequency is high. In that case however the DC-offset reduction is not optimal. Thus, with the known circuit, an optimal DC-offset reduction and an optimal noise reduction can not be accomplished at the same time.
SUMMARY OF THE INVENTION
It is an object of the invention to provide an improved circuit for reducing the noise and the offset of an amplifier.
To this end, according to the invention, the circuit of the type defined in the opening paragraph is characterized in that the circuit further comprises further means for further reducing the DC-offset produced by the amplifier.
The invention is based on the insight that the further means do not have to cope with the reduction of noise since the noise reduction is already optimally accomplished by the known circuit. In other words by the inventive circuit the problem of DC-offset reduction and the problem of noise reduction of the amplifier are uncoupled.
The further means for further reducing the DC-offset produced by the amplifier may for instance comprise a further input chopper arranged in cascade in between the differential input of the circuit and the input chopper, and a further output chopper arranged in cascade in between the output chopper and the differential output of the circuit. The further output chopper is synchronised with the further input chopper. The switching frequency of the switches in the further input chopper and the further output chopper is significantly lower than the switching frequency of the switches in the input chopper and the output chopper.
The further means for further reducing the DC-offset produced by the amplifier may also be formed by other noise reduction systems. It may for example be formed in the manner as claimed in claim
6
.
REFERENCES:
patent: 4048574 (1977-09-01), Barbier et al.
patent: 4392112 (1983-07-01), Schade, Jr.
patent: 4587443 (1986-05-01), Plassche
patent: 5410270 (1995-04-01), Rybicki et al.
patent: 5486788 (1996-01-01), Schlager et al.
patent: 5600275 (1997-02-01), Garavan
patent: 5663680 (1997-09-01), Nordeng
Bakker Anthonius
Huijsing Johan H.
Choe Henry
Pascal Robert
U.S. Philips Corporation
LandOfFree
Circuit comprising means for reducing the DC-offset and the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit comprising means for reducing the DC-offset and the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit comprising means for reducing the DC-offset and the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2563542