Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock
Patent
1976-05-03
1978-01-03
Anagnos, Larry N.
Electrical transmission or interconnection systems
Personnel safety or limit control features
Interlock
307251, 307297, 357 22, 357 43, H01L 2980, H01L 2702, H03K 1760
Patent
active
040669173
ABSTRACT:
A pair of FET's are coupled in series between the emitter and collector of a bipolar transistor and the juncture of the FET's coupled to the bipolar transistor base. The FET gates are coupled to the bipolar transistor collector. When a current is passed through the emitter-collector terminals in excess of a threshold value, a constant voltage will appear over a substantial current range. The constant voltage is related to FET Vp and can be used to compensate or track integrated circuits that contain both FET's and bipolar transistors.
REFERENCES:
patent: 3303413 (1967-02-01), Warner, Jr. et al.
patent: 3369129 (1968-02-01), Wolterman
patent: 3458801 (1969-07-01), Polson
patent: 3603811 (1971-09-01), Day et al.
patent: 3708694 (1973-01-01), Evans
patent: 3723892 (1973-03-01), Julie
patent: 3898477 (1975-08-01), Buchanan
patent: 3916222 (1975-10-01), Compton
Compton James B.
Ochi Sam S.
Anagnos Larry N.
Higgins Willis E.
National Semiconductor Corporation
Woodward Gail W.
LandOfFree
Circuit combining bipolar transistor and JFET's to produce a con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit combining bipolar transistor and JFET's to produce a con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit combining bipolar transistor and JFET's to produce a con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-282846