Circuit calibration using voltage injection

Details Circuit calibration using voltage injection Circuit calibration using voltage injection

2007-03-06

2007-03-06

Nguyen, Linh (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

C341S118000, C341S155000

Reexamination Certificate

active

11071885

ABSTRACT:
Efficient calibration of circuits is performed using injection imprecise voltage by using different voltages in a subtractive manner to be able to calibrate with respect to a voltage that is out of a desirable measurable range using measuring circuitry. Efficient background calibration of circuits is also achieved by providing an equivalent circuit element to circuit elements receiving an injected calibration signal, and switching circuit elements. Such imprecise voltages can be determined through such calibration, and then used to calibrate a second circuit generating the imprecise voltages.

REFERENCES:
patent: 5771012 (1998-06-01), Shu et al.
patent: 6137431 (2000-10-01), Lee et al.
patent: 6184809 (2001-02-01), Yu
patent: 6211805 (2001-04-01), Yu
patent: 6369744 (2002-04-01), Chuang
patent: 6384757 (2002-05-01), Kosonen
patent: 6441769 (2002-08-01), Nagaraj
patent: 6456223 (2002-09-01), Yu et al.
patent: 6466153 (2002-10-01), Yu
patent: 6515611 (2003-02-01), Fetterman et al.
patent: 6563445 (2003-05-01), Sabouri
patent: 6606042 (2003-08-01), Sonkusale et al.
patent: 6617992 (2003-09-01), Sakurai
patent: 6621431 (2003-09-01), Engl et al.
patent: 6734818 (2004-05-01), Galton
patent: 6750799 (2004-06-01), Opris
patent: 6778110 (2004-08-01), Jansson
patent: 6784815 (2004-08-01), Jonsson
patent: 6822601 (2004-11-01), Liu et al.
patent: 2001/0026233 (2001-10-01), Hellberg et al.
patent: 2005/0057379 (2005-03-01), Jansson
patent: 2006/0031037 (2006-02-01), Maloberti et al.
Yuh-Min Lin, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991.
David W. Cline, IEEE Journal of Solid-State Circuits, vol. 31, No. 3, Mar. 1996.
Andrew N. Karanicolas, IEEEJournal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993.
Seung-Hoon Lee et al., IEEE Journal of Solid-State Circuits, vol. 27, No. 13, Dec. 1992.
Lauri Sumanen et al., A Digital Self-Calibration Method for Pipeline A/D Converters, Helsinki University of Technology, Electronic Circuit Design Laboratory, IEEE 2002, no month.
Ian Galton, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, No. 3, Mar. 2000.
Tzi-Hsiung Shu, IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995.
Jipeng Li, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 50, No. 9, Sep. 2003.
Boris Murmann, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003.
Jipeng Li et al., High-Speed Pipelined A/D Converter Using Time-Shifted COS Technique Department of Electrical and Computer Engineering, IEEE 2002, no month.
Ahmed M. et al., IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 50, No. 8, Sep. 2003.
K. El-Sankary et al., A New Digital Background Calibration Technique for Pipelined ADC, Polystim Neurotechnology Laboratory, ECOLE Polytechnique de Montreal, Department of Electrical Engineering, IEEE 2004, no month.
Bang-Sup Song et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 6, Dec. 1988.
Yun Chiu et al., ISSCC 2004/Session 25/High-Resolution NYQUIST ADCs/25.4, 2004 IEEE International Solid-State Circuits Conference, no month.
Paul C. Yu et al., IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996.
Kamal El-Sankary et al., IEEE Transactions on Circuits and Systems-II: Express Briefs, IEEE 2004, no month.
Jun Ming et al., IEEE Journal of Solid State Circuits, vol. 36, No. 10, Oct. 2001.
Un-Ku Moon et al., IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, No. 2, Feb. 1997.
Sung-Ung Kwak et al., IEEE Journal of Solid-State Circuits, vol. 32, No. 12, Dec. 1997.
Paul C. Yu et al., ISSCC 2001/Session 8/NYQUIST ADCs/8.6, 2001 IEEE International Solid-State Circuits Conference, no month.
K. Nair et al., ISSCC 2004/Session 25/High-Resolution NYQUIST ADCs/25.3, 2004 IEEE International Solid-State Circuits Conference, no month.
E. Siragusa et al., ISSCC 2004/Session 25/High-Resolution NYQUIST ADCs/25.1, 2004 IEEE International Solid-State Circuits Conference, no month.
Cormac S. G. Conroy et al., IEEE Journal of Solid-State Circuits, vol. 28, No. 4, Apr. 1993.
Kamal El-Sankary et al., New Sampling Method to Improve the SFDR of Wide Bandwidth ADC Dedicated to Next Generation Wireless Transceiver, Polystim Neurotechnology Laboratory, Department of Electrical Engineering, ECOLE Polytechnique De Montreal, Oct. 2003.
Naoki Kurosawa et al., IEEE Transactions on Circuits and Systems-II: Fundamental Theory and Applications, vol. 48, No. 3, Mar. 2001.
Shafiq M. Jamal et al., IEEE Journal of Solid-State Circuits, vol. 37, No. 12, Dec. 2002.

Affiliated with

Also associated with

Rating

Circuit calibration using voltage injection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit calibration using voltage injection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit calibration using voltage injection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3780190