Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2001-01-24
2004-11-09
Zarneler, David A. (Department: 2827)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S258000, C174S262000, C361S777000
Reexamination Certificate
active
06815619
ABSTRACT:
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention relates to a circuit board preferably used in a semiconductor device such as having a land grid array (LGA) and a ball grid array (BGA).
(b) Description of the Related Art
Recently, a multi-layered circuit board of higher integration is required for fabricating a semiconductor device package with smaller dimensions.
The circuit board for meeting the above requirement generally includes a base member mounting thereon a plurality of interconnect layers which sandwich dielectric layers therebetween. The base member includes a first and a second interconnect layers on the respective surfaces thereof, and the interconnect layers are connected with each other through a via-hole formed in the base member.
In such a circuit board, a relatively large part of the dielectric layer is externally exposed. When the circuit board is exposed to a higher humidity atmosphere, moisture enters into the rear surface of the dielectric layer through the externally exposed portion.
When the first and the second interconnect layers are formed by conductive materials having different coefficients of thermal expansion, a crack may be generated in the circuit board by the warp in case of a rapid temperature change.
The above problem incurs lower reliability of such as having a lower packaging rank and failing in the temperature cycle test. In order to suppress the above problem, it is proposed that the interconnect layers and the dielectric layers be formed by materials having substantially same coefficients of thermal expansion or the thicknesses of the respective interconnect layers be increased
However, the selection of the specific materials at the time of fabricating the circuit boars is burdensome and raises the cost. Further, the increased thickness makes the entire circuit board larger not to meet the recent demand of the miniaturization.
JP-A-6(1994)-69212 describes a circuit board including a dummy conductive film covering an interconnect conductive film with an intervention of a dielectric film. JP-A-7(1995)-154039 describes a circuit board including a dummy conductive pattern formed in a dielectric region having a specific area larger than a circle having a radius of 1 mm. JP-A-10(1998)-341077 describe a circuit board including a dummy conductive layer covering an opening of a via-hole with an intervention of a dielectric film. Although each of the above publications describes suppression (prevention) of the crack generation, none of them describes a method for overcoming the ingress of the moisture into the rear surface of the dielectric layer.
JP-A-11(1999)-154679 describes a circuit board including a dummy via-hole in the vicinity of a via-hole. JP-A-11(1999)-260962 describes a circuit board including a dummy interconnect projected from a conductive interconnect. Although each of these publications describes the prevention of the film peeling-off at the bottom surface of the via hole by dispersing a stress, and the suppression of the increase of the thermal distortion by elevating the rigidity of the dielectric film, none of them describes a method for overcoming the ingress of the moisture into the rear surface of the dielectric layer, similarly to the above publications.
SUMMARY OF THE INVENTION
In view of the foregoing, an object of the present invention is to provide a circuit board meeting the recent demand of the miniaturization and the reduction of cost in addition to satisfying the higher packaging rank and the temperature cycle test.
Thus, the present invention provides a circuit board including a base member, an interconnect layer formed on a part of the base member, an electrically-floating conductive layer formed on a substantially remaining part of the base member and having an edge adjacent to an edge of the interconnect layer, and a dielectric layer covering a part of the interconnect layer and an entire surface of the electrically-floating conductive layer and filling a gap between the edge of the interconnect layer and the edge of the electrically-floating conductive layer.
In accordance with the present invention, almost all the surface of the base member is covered with the interconnect layer and the floating conductive layer disposed parallel to each other on a substantially single plane.
Accordingly, the moisture does not enter into the rear surface of the dielectric layer through the externally exposed portion because of the existence of the floating conductive layer, thereby providing the circuit board having a higher packaging rank and fabricated with lower cost.
Further, because of the existence of the floating conductive layer, the thickness of the interconnect layer can be reduced to provide the circuit board having the reduced thickness, thereby meeting the demand of the miniaturization.
The above and other objects, features and advantages of the present invention will be more apparent from the following description.
REFERENCES:
patent: 4249302 (1981-02-01), Crepeau
patent: 5039965 (1991-08-01), Higgins, Jr.
patent: 5376759 (1994-12-01), Marx et al.
patent: 5378859 (1995-01-01), Shirasaki et al.
patent: 5677575 (1997-10-01), Maeta et al.
patent: 5966294 (1999-10-01), Harada et al.
patent: 6049122 (2000-04-01), Yoneda
patent: 6198165 (2001-03-01), Yamaji et al.
patent: 6281450 (2001-08-01), Urasaki et al.
patent: 6411519 (2002-06-01), Asai et al.
patent: 58-105166 (1983-07-01), None
patent: 61-24295 (1986-02-01), None
patent: 61-34765 (1986-03-01), None
patent: 62-178564 (1987-11-01), None
patent: 64-051697 (1989-02-01), None
patent: 1-316989 (1989-12-01), None
patent: 403045398 (1991-02-01), None
patent: 04-188886 (1992-07-01), None
patent: 404188886 (1992-07-01), None
patent: 04261098 (1992-09-01), None
patent: 405299785 (1993-11-01), None
patent: 06-69212 (1994-03-01), None
patent: 07-154039 (1995-06-01), None
patent: 07263871 (1995-10-01), None
patent: 07-273243 (1995-10-01), None
patent: 07-278415 (1995-10-01), None
patent: 08-279680 (1996-10-01), None
patent: 409181445 (1997-07-01), None
patent: 10-013003 (1998-01-01), None
patent: 410233578 (1998-09-01), None
patent: 10-275961 (1998-10-01), None
patent: 10-341077 (1998-12-01), None
patent: 11-040698 (1999-02-01), None
patent: 11-154679 (1999-06-01), None
patent: 11-260962 (1999-09-01), None
patent: 11-354676 (1999-12-01), None
Inaba Takehito
Iwasaki Shota
Katten Muchin Zavis & Rosenman
NEC Electronics Corporation
Patel I B
Zarneler David A.
LandOfFree
Circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3313439